4.4 Article

Beyond 100 Gbit/s Pipeline Decoders for Spatially Coupled LDPC Codes

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Proceedings Paper Computer Science, Software Engineering

Energy Efficient FEC Decoders

Matthias Herrmann et al.

Summary: Channel coding is crucial for digital baseband processing, but advanced coding schemes like LDPC and Polar codes can lead to power consumption and latency issues. Despite increasing throughput and decreasing latency requirements in emerging communication standards, the power and energy budget remains limited, making energy efficiency a major bottleneck.

2021-11TH INTERNATIONAL SYMPOSIUM ON TOPICS IN CODING (ISTC'21) (2021)

Proceedings Paper Computer Science, Software Engineering

Forward-Error-Correction for Beyond-5G Ultra-High Throughput Communications

Norbert Wehn et al.

Summary: This paper examines the FEC performance requirements for beyond-5G wireless systems, and provides recent designs in LDPC and Polar Codes showing potential for achieving throughputs approaching 1 Tbit/s.

2021-11TH INTERNATIONAL SYMPOSIUM ON TOPICS IN CODING (ISTC'21) (2021)

Proceedings Paper Computer Science, Information Systems

A 336 Gbit/s Full-Parallel Window Decoder for Spatially Coupled LDPC Codes

Matthias Herrmann et al.

Summary: LDPC codes are powerful FEC schemes capable of high throughput decoding, while SC-LDPC codes enable efficient decoding of large code blocks with even higher efficiency.

2021 JOINT EUROPEAN CONFERENCE ON NETWORKS AND COMMUNICATIONS & 6G SUMMIT (EUCNC/6G SUMMIT) (2021)

Article Engineering, Electrical & Electronic

High-Speed LDPC Decoders Towards 1 Tb/s

Meng Li et al.

Summary: This paper proposes a multi-core architecture based on full row parallel layered LDPC decoder with frame interleaving, which increases the throughput by applying frame interleaving and using multi-core architectures. Two high rate medium size QC LDPC codes are designed and implemented with single core and multi-core architectures to explore different trade-offs. The multi-core decoder achieves the highest throughput for medium size LDPC codes and brings significant gains in area efficiency and energy efficiency compared to other high speed architectures.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2021)

Article Computer Science, Hardware & Architecture

A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing

Reza Ghanaatian et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2018)

Proceedings Paper Engineering, Electrical & Electronic

Fully Parallel Window Decoder Architecture for Spatially-Coupled LDPC Codes

Najeeb Ul Hassan et al.

2016 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC) (2016)

Article Engineering, Electrical & Electronic

Spatially Coupled Sparse Codes on Graphs: Theory and Practice

Daniel J. Costello et al.

IEEE COMMUNICATIONS MAGAZINE (2014)

Article Engineering, Electrical & Electronic

A 2.37-Gb/s 284.8 mW Rate-Compatible (491,3,6) LDPC-CC Decoder

Chih-Lung Chen et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2012)

Article Engineering, Electrical & Electronic

On Complexity, Energy- and Implementation-Efficiency of Channel Decoders

Frank Kienle et al.

IEEE TRANSACTIONS ON COMMUNICATIONS (2011)

Article Engineering, Electrical & Electronic

Implementation aspects of LDPC convolutional codes

Ali Emre Pusane et al.

IEEE TRANSACTIONS ON COMMUNICATIONS (2008)

Article Computer Science, Information Systems

Factor graphs and the sum-product algorithm

FR Kschischang et al.

IEEE TRANSACTIONS ON INFORMATION THEORY (2001)