4.3 Article

FARSI: An Early-stage Design Space Exploration Framework to Tame the Domain-specific System-on-chip Complexity

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Article Computer Science, Hardware & Architecture

CEDR: A Compiler-integrated, Extensible DSSoC Runtime

Joshua Mack et al.

Summary: In this work, a Compiler-integrated, Extensible Domain Specific System on Chip Runtime (CEDR) ecosystem is introduced to tackle the challenges in architecture, system software, and application development. The utility of CEDR is demonstrated on the Xilinx Zynq MPSoC-ZCU102, evaluating the performance of pre-silicon hardware in terms of SoC configuration, scheduling policy, and workload complexity. Through case studies, insights into the tradeoffs present in this design space are provided. CEDR is portable and has been deployed and validated on various SoC platforms. It enables research in exploring the boundaries of productive application development, resource management heuristic development, and hardware configuration analysis for heterogeneous architectures.

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2023)

Proceedings Paper Computer Science, Hardware & Architecture

ILLIXR: Enabling End-to-End Extended Reality Research

Muhammad Huzaifa et al.

Summary: The paper argues for a shift in research emphasis from domain-specific accelerators to domain-specific systems, and introduces the ILLIXR (Illinois Extended Reality testbed) as an open source XR system and research testbed enabling system innovations. Through comprehensive quantitative analysis using ILLIXR, the paper identifies implications that drive new directions in architecture, systems, and algorithm research for domain-specific systems, particularly in the extended reality domain.

2021 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC 2021) (2021)

Article Computer Science, Hardware & Architecture

Design Space Exploration for Chiplet-Assembly-Based Processors

Saptadeep Pal et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2020)

Proceedings Paper Computer Science, Hardware & Architecture

Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling

Mahmoud Khairy et al.

2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020) (2020)

Article Computer Science, Hardware & Architecture

The Sky Is Not the Limit: A Visual Performance Model for Cyber-Physical Co-Design in Autonomous Machines

Srivatsan Krishnan et al.

IEEE COMPUTER ARCHITECTURE LETTERS (2020)

Article Computer Science, Information Systems

Roofline-Model-Based Design Space Exploration for Dataflow Techniques of CNN Accelerators

Chan Park et al.

IEEE ACCESS (2020)

Article Computer Science, Information Systems

Performance and energy optimisation in CPUs through fuzzy knowledge representation

Arpad Gellert et al.

INFORMATION SCIENCES (2019)

Article Computer Science, Hardware & Architecture

Learning-Based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems

Biresh Kumar Joardar et al.

IEEE TRANSACTIONS ON COMPUTERS (2019)

Article Computer Science, Hardware & Architecture

Analytical Performance Models for NoCs with Multiple Priority Traffic Classes

Sumit K. Mandal et al.

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2019)

Article Computer Science, Hardware & Architecture

MOOS: A Multi-Objective Design Space Exploration and Optimization Framework for NoC Enabled Manycore Systems

Aryan Deshwal et al.

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2019)

Proceedings Paper Computer Science, Hardware & Architecture

Gables: A Roofline Model for Mobile SoCs

Mark D. Hill et al.

2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA) (2019)

Proceedings Paper Computer Science, Hardware & Architecture

Compiler-Assisted Selection of Hardware Acceleration Candidates from Application Source Code

Georgios Zacharopoulos et al.

2019 IEEE 37TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2019) (2019)

Proceedings Paper Computer Science, Hardware & Architecture

Tangram: Integrated Control of Heterogeneous Computers

Raghavendra Pradyumna Pothukuchi et al.

MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (2019)

Proceedings Paper Computer Science, Theory & Methods

Machine Learning for Design Space Exploration and Optimization of Manycore Systems

Ryan Gary Kim et al.

2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS (2018)

Proceedings Paper Computer Science, Theory & Methods

SchedTask: A Hardware-Assisted Task Scheduler

Prathmesh Kallurkar et al.

50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO) (2017)

Proceedings Paper Computer Science, Theory & Methods

Estimating and Understanding Architectural Risk

Weilong Cui et al.

50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO) (2017)

Article Computer Science, Hardware & Architecture

A Hybrid Task Mapping Algorithm for Heterogeneous MPSoCs

Wei Quan et al.

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2015)

Article Computer Science, Software Engineering

Automated Design Space Exploration with Aspen

Kyle L. Spafford et al.

SCIENTIFIC PROGRAMMING (2015)

Proceedings Paper Engineering, Electrical & Electronic

Optimizing Stream Program Performance on CGRA-based Systems

Hongsik Lee et al.

2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2015)

Proceedings Paper Computer Science, Hardware & Architecture

Execution Time Prediction for Energy-Efficient Hardware Accelerators

Tao Chen et al.

PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48) (2015)

Article Computer Science, Hardware & Architecture

A two-phase design space exploration strategy for system-level real-time application mapping onto MPSoC

Z. J. Jia et al.

MICROPROCESSORS AND MICROSYSTEMS (2014)

Proceedings Paper Computer Science, Theory & Methods

Towards Exploring Vast MPSoC Mapping Design Spaces using a Bias-Elitist Evolutionary Approach

Wei Quan et al.

2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD) (2014)

Article Computer Science, Hardware & Architecture

Exploiting domain knowledge in system-level MPSoC design space exploration

Mark Thompson et al.

JOURNAL OF SYSTEMS ARCHITECTURE (2013)

Article Computer Science, Software Engineering

A Performance Analysis Framework for Identifying Potential Benefits in GPGPU Applications

Jaewoong Sim et al.

ACM SIGPLAN NOTICES (2012)

Article Computer Science, Hardware & Architecture

Fabrication Cost Analysis and Cost-Aware Design Space Exploration for 3-D ICs

Xiangyu Dong et al.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2010)

Article Computer Science, Hardware & Architecture

Roofline: An Insightful Visual Performance Model for Multicore Architectures

Samuel Williams et al.

COMMUNICATIONS OF THE ACM (2009)

Article Engineering, Electrical & Electronic

A Priori Implementation Effort Estimation for Hardware Design Based on Independent Path Analysis

Rasmus Abildgren et al.

EURASIP JOURNAL ON EMBEDDED SYSTEMS (2008)

Article Computer Science, Hardware & Architecture

Automated memory-aware application distribution for Multi-processor System-on-Chips

Heikki Orsila et al.

JOURNAL OF SYSTEMS ARCHITECTURE (2007)

Article Computer Science, Hardware & Architecture

Efficient design space exploration for application specific systems-on-a-chip

Giuseppe Ascia et al.

JOURNAL OF SYSTEMS ARCHITECTURE (2007)

Article Computer Science, Artificial Intelligence

Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design

Cagkan Erbas et al.

IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION (2006)

Article Computer Science, Artificial Intelligence

A faster algorithm for calculating hypervolume

L While et al.

IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION (2006)

Article Computer Science, Hardware & Architecture

A systematic approach to exploring embedded system architectures at multiple abstraction levels

AD Pimentel et al.

IEEE TRANSACTIONS ON COMPUTERS (2006)