相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。Comprehensive review on electrical noise analysis of TFET structures
Sweta Chander et al.
SUPERLATTICES AND MICROSTRUCTURES (2022)
Ge-Source Based L-Shaped Tunnel Field Effect Transistor for Low Power Switching Application
Sweta Chander et al.
SILICON (2022)
Analytical Drain Current Model for Source Pocket Engineered Stacked Oxide SiO2/HfO2Cylindrical Gate TFETs
Prince Kumar Singh et al.
SILICON (2021)
Impact of interface trap charges on electrical performance characteristics of a source pocket engineered Ge/Si heterojunction vertical TFET with HfO2/Al2O3 laterally stacked gate oxide
Manas Ranjan Tripathy et al.
MICROELECTRONICS RELIABILITY (2021)
Device and Circuit-Level Assessment of GaSb/Si Heterojunction Vertical Tunnel-FET for Low-Power Applications
Manas Ranjan Tripathy et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
Simulation Study and Comparative Analysis of Some TFET Structures with a Novel Partial-Ground-Plane (PGP) Based TFET on SELBOX Structure
Ashish Kumar Singh et al.
SILICON (2020)
Improvement in analog/RF performances of SOI TFET using dielectric pocket
C. K. Pandey et al.
INTERNATIONAL JOURNAL OF ELECTRONICS (2020)
Investigation of DC, RF and linearity performances of a back-gated (BG) heterojunction (HJ) TFET-on-selbox-substrate (STFET): Introduction to a BG-HJ-STEFT based CMOS inverter
Ashish Kumar Singh et al.
MICROELECTRONICS JOURNAL (2020)
Impact of interface trap charges on device level performances of a lateral/vertical gate stacked Ge/Si TFET-on-SELBOX-substrate
Ashish Kumar Singh et al.
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING (2020)
Impact of heterogeneous gate dielectric on DC, RF and circuit-level performance of source-pocket engineered Ge/Si heterojunction vertical TFET
Manas Ranjan Tripathy et al.
SEMICONDUCTOR SCIENCE AND TECHNOLOGY (2020)
III-V/Si staggered heterojunction based source-pocket engineered vertical TFETs for low power applications
Manas Ranjan Tripathy et al.
SUPERLATTICES AND MICROSTRUCTURES (2020)
TFET on Selective Buried Oxide (SELBOX) Substrate with Improved ION/IOFF Ratio and Reduced Ambipolar Current
Dhruvajyoti Barah et al.
SILICON (2019)
Temperature sensitivity analysis of vertical tunneling based dual metal Gate TFET on analog/RF FOMs
Neha Paras et al.
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING (2019)
A new structure of electrically doped TFET for improving electronic characteristics
Shivendra Yadav et al.
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING (2018)
Dielectric Engineered Tunnel Field-Effect Transistor
Hesameddin Ilatikhameneh et al.
IEEE ELECTRON DEVICE LETTERS (2015)
TCAD simulation of SOI TFETs and calibration of non-local band-to-band tunneling model
Arnab Biswas et al.
MICROELECTRONIC ENGINEERING (2012)
Tunnel field-effect transistors as energy-efficient electronic switches
Adrian M. Ionescu et al.
NATURE (2011)
Low-frequency noise behavior of tunneling field effect transistors
J. Wan et al.
APPLIED PHYSICS LETTERS (2010)
A new definition of threshold voltage in Tunnel FETs
Kathy Boucart et al.
SOLID-STATE ELECTRONICS (2008)
分享论文
