4.4 Article

A two-dimensional RC network topology for fault-tolerant design of analog circuits

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Article Engineering, Electrical & Electronic

Ionizing radiation damage in 65 nm CMOS technology: Influence of geometry, bias and temperature at ultra-high doses

G. Borghello et al.

Summary: The study revealed that the performance of MOS transistors exposed to ultra-high doses is mainly affected by radiation-induced charge trapped in auxiliary oxides, such as shallow trench isolation oxides and spacers. Despite different technologies, similar degradation mechanisms and dependencies were observed. The collected data has been utilized to develop guidelines for qualifying ASICs designed in the 65 technology node for ultra-high doses.

MICROELECTRONICS RELIABILITY (2021)

Article Engineering, Electrical & Electronic

Radiation-hardened read-decoupled low-power 12T SRAM for space applications

Soumitra Pal et al.

Summary: The proposed radiation-hardened read-decoupled 12T (RHRD12T) SRAM cell demonstrates superior read stability, low hold power consumption, and high write ability compared to other contemporary cells. Additionally, it shows improved write delay performance and can tolerate the highest critical charge among comparison cells while being the least susceptible to single-event upsets, although at the cost of longer read delay.

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS (2021)

Article Engineering, Electrical & Electronic

Simulation studies on the transient dose rate effect of analog delay locked loops

Yang Li et al.

Summary: This paper investigates the transient dose rate (TDR) effect of analog Delay Locked Loops (DLLs), finding that the current-charge pump and voltage-controlled delay line have significant impact on clock error. It is also shown that the voltage-charge pump technique can effectively improve the TDR effect of the charge pump. Furthermore, the global photocurrents on the rail span collapse are indirectly considered through power analysis with negligible effect.

MICROELECTRONICS RELIABILITY (2021)

Article Computer Science, Hardware & Architecture

Improving TID Radiation Robustness of a CMOS OxRAM-Based Neuron Circuit by Using Enclosed Layout Transistors

Pablo Ilha Vaz et al.

Summary: In aerospace applications, improving the radiation hardening characteristics of neural circuits can be achieved by changing the MOS gate geometry and utilizing radiation-tolerant OxRAM, along with hardened devices such as ELTs. By introducing an enclosed gate geometry to the conventional circuit layout and utilizing OxRAM as a memory element, the proposed hardened neuron circuit presents a feasible solution for embedding neuromorphic computing in aerospace applications.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2021)

Article Engineering, Electrical & Electronic

Radiation Hardened by Design Subsampling Phase-Locked Loop Techniques in PD-SOI

Ellis W. Richards et al.

IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2020)

Article Computer Science, Information Systems

Survey of Soft Error Mitigation Techniques Applied to LEON3 Soft Processors on SRAM-Based FPGAs

Server Kasap et al.

IEEE ACCESS (2020)

Article Engineering, Electrical & Electronic

New designs of fault-tolerant adders in quantum-dot cellular automata

Seyed-Sajad Ahmadpour et al.

NANO COMMUNICATION NETWORKS (2019)

Article Engineering, Electrical & Electronic

Majority Voting-Based Reduced Precision Redundancy Adders

Anees Ullah et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2018)

Article Computer Science, Hardware & Architecture

Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy

Yan Li et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2018)

Article Computer Science, Artificial Intelligence

A Novel Evolutionary Algorithm for Designing Robust Analog Filters

Shaobo Li et al.

ALGORITHMS (2018)

Article Engineering, Electrical & Electronic

Efficient and reliable fault analysis methodology for nanomagnetic circuits

G. Turvani et al.

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS (2017)

Article Computer Science, Hardware & Architecture

A Comprehensive Reliability Assessment of Fault-Resilient Network-on-Chip Using Analytical Model

Khanh N. Dang et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2017)

Article Computer Science, Information Systems

Critical Gates Identification for Fault-Tolerant Design in Math Circuits

Tian Ban et al.

JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING (2017)

Article Engineering, Electrical & Electronic

Fractional Order Modeling of Large Three-Dimensional RC Networks

Roberto Kawakami Harrop Galvao et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2013)

Article Computer Science, Artificial Intelligence

Automated synthesis of multiple analog circuits using evolutionary computation for redundancy-based fault-tolerance

Kyung-Joong Kim et al.

APPLIED SOFT COMPUTING (2012)

Article Engineering, Electrical & Electronic

Fault-tolerant programmable logic array for nanoelectronics

Jacek Flak et al.

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS (2012)