相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。A new low-power, universal, multi-mode Gm-C filter in CNTFET technology
S. Mohammad Ali Zanjani et al.
MICROELECTRONICS JOURNAL (2019)
Optimization of the area efficiency and robustness of a QCA-based reversible full adder
Prashant Kumar et al.
JOURNAL OF COMPUTATIONAL ELECTRONICS (2019)
Ultra-low-voltage GDI-based hybrid full adder design for area and energy-efficient computing systems
Kishore Sanapala et al.
IET CIRCUITS DEVICES & SYSTEMS (2019)
A signal calculation grid for quantum-dot cellular automata
Douglas Tougaw et al.
JOURNAL OF COMPUTATIONAL ELECTRONICS (2018)
A new low power multiplexer based ternary multiplier using CNTFETs
Erfan Shahrom et al.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS (2018)
A low-power high-speed hybrid multi-threshold full adder design in CNFET technology
Mojtaba Maleknejad et al.
JOURNAL OF COMPUTATIONAL ELECTRONICS (2018)
Novel circuit design of serial-parallel multiplier in quantum-dot cellular automata technology
Iman Edrisi Arani et al.
JOURNAL OF COMPUTATIONAL ELECTRONICS (2018)
Inverter-based, low-power and low-voltage, new mixed-mode Gm-C filter in subthreshold CNTFET technology
Sayed Mohammad Ali Zanjani et al.
IET CIRCUITS DEVICES & SYSTEMS (2018)
A novel energy-efficient and high speed full adder using CNTFET
Asma Torkzadeh Mahani et al.
MICROELECTRONICS JOURNAL (2017)
A new method on designing and simulating CNTFET_based ternary gates and arithmetic circuits
Hadi Samadi et al.
MICROELECTRONICS JOURNAL (2017)
A novel ternary half adder and multiplier based on carbon nanotube field effect transistors
Sepehr Tabrizchi et al.
FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING (2017)
GDI based full adders for energy efficient arithmetic applications
Mohan Shoba et al.
ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH (2016)
Robust and energy-efficient carbon nanotube FET-based MVL gates: A novel design approach
Fazel Sharifi et al.
MICROELECTRONICS JOURNAL (2015)
A new static differential design style for hybrid SET-CMOS logic circuits
M. M. Abutaleb
JOURNAL OF COMPUTATIONAL ELECTRONICS (2015)
A new quantum-dot cellular automata fault-tolerant full-adder
Razieh Farazkish
JOURNAL OF COMPUTATIONAL ELECTRONICS (2015)
A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology
Yavar Safaei Mehrabani et al.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING (2015)
Full-Swing Gate Diffusion Input logic-Case-study of low-power CLA adder design
Arkadiy Morgenshtein et al.
INTEGRATION-THE VLSI JOURNAL (2014)
Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style
Vahid Foroutan et al.
INTEGRATION-THE VLSI JOURNAL (2014)
CNFET-Based Design of Energy-Efficient Symmetric Three-Input XOR and Full Adder Circuits
Shima Mehrabi et al.
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING (2013)
An Energy-Efficient Full Adder Cell Using CNFET Technology
Mohammad Reza Reshadinezhad et al.
IEICE TRANSACTIONS ON ELECTRONICS (2012)
Design of a novel low power 8-transistor 1-bit full adder cell
Yi Wei et al.
JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS (2011)
Two novel low-power and high-speed dynamic carbon nanotube full-adder cells
Mehdi Bagherizadeh et al.
NANOSCALE RESEARCH LETTERS (2011)
Carbon nanotubes for high-performance electronics - Progress and prospect
J. Appenzeller
PROCEEDINGS OF THE IEEE (2008)
A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part I: Model of the intrinsic channel region
Jie Deng et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2007)
A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part II: Full device model and circuit performance benchmarking
Jie Deng et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2007)
分享论文
