4.6 Article

Compact and Fast Response Dual-Directional SCR for Nanoscale ESD Protection Engineering

期刊

IEEE TRANSACTIONS ON ELECTRON DEVICES
卷 69, 期 6, 页码 3490-3493

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TED.2022.3163238

关键词

Electrostatic discharge protection; Voltage; Layout; Logic gates; Leakage currents; Silicon; Electron devices; Charged device model (CDM); electrostatic discharge (ESD); silicon-controlled rectifier (SCR); turn-on speed

资金

  1. Nature Science Foundation of China [61974017]
  2. Central Universities Fundamental Research Project [ZYGX2018J025]
  3. Shenzhen Project [JSGG20180504170016884]

向作者/读者索取更多资源

A compact and fast response dual-directional silicon-controlled rectifier (CFR-DDSCR) is proposed in this study, which achieves higher CDM robustness and compact layout in advanced low-voltage (LV) processes by utilizing P-electrostatic discharge (ESD) implantation layer and shielding internal shallow trench isolation (STIs) with floating high-k metal gates (HKMGs).
Direct bidirectional current discharge paths between input/output (I/O) and ground (GND) are imperative to achieve robust charged device model (CDM) protection for very stringent design window in advanced low-voltage (LV) processes. In this brief, a compact and fast response dual-directional silicon-controlled rectifier (CFR-DDSCR) has been proposed. Using P-electrostatic discharge (ESD) implantation layer to implement each diode-triggered silicon-controlled rectifier (SCR) within only one n-well, the inherent defect of the prior art (i.e., the cumbersome p-well/n-well triggering diode) is eliminated, ensuring the low resistance of auxiliary triggering path and the compactness of silicon footprint. Moreover, by shielding all internal shallow trench isolation (STIs) with floating high-k metal gates (HKMGs), an all-gate-bounded SCR structure is realized, and all triggering diodes evolve into gated diodes with compact current paths, thus improving the CDM protection capability greatly. Experimental results indicate that the CFR-DDSCR, with a design window suitable for 1.2 V-CMOS technologies, acquires a higher effective CDM robustness (73% improved), a faster turn-on speed (64% improved), and a more compact layout (31% shrunk) compared with its conventional counterpart, which is promising for the advanced LV CDM protection.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据