4.6 Article

Optimization of TSV Leakage in Via-Middle TSV Process for Wafer-Level Packaging

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Article Engineering, Electrical & Electronic

Fabrication and characterization of a low-cost interposer with an intact insulation layer and ultra-low TSV leakage current

Jiangbo Luo et al.

JOURNAL OF MICROMECHANICS AND MICROENGINEERING (2018)

Article Engineering, Electrical & Electronic

BMD impact on silicon fin defect at TSV bottom

Dingyou Zhang et al.

ELECTRONICS LETTERS (2014)

Article Engineering, Manufacturing

Influence of Bosch Etch Process on Electrical Isolation of TSV Structures

Nagarajan Ranganathan et al.

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2011)

Article Engineering, Electrical & Electronic

Three-dimensional integrated circuits and the future of system-on-chip designs

Robert S. Patti

PROCEEDINGS OF THE IEEE (2006)