Development of Frequency-Fixed All-Pass Filter-Based Single-Phase Phase-Locked Loop

Phase-locked loops (PLL) are widely used in the synchronization of grid interfaced power converters. One solution is based on orthogonal signal generation (OSG), which requires the grid frequency information for their appropriate operation. This article developed a new solution to achieve the PLL function for single-phase grid interconnection but eradicate additional frequency feedback loops in the traditional architecture of all-pass filter PLL (APF-PLL). Four new topologies are developed along with their small-signal modeling and dynamic analysis. A thorough comparison among them on their dynamic response, steady-state accuracy, implementation, and disturbance rejection capability is carried out. Finally, the best approach of frequency-fixed (FF) APF-PLL is experimentally evaluated with frequency adaptive APF-PLL and FF PLLs belonging to time delay (TD) and second-order generalized integrator (SOGI) families.

Automated summary

This article presents a new solution for achieving PLL function in single-phase grid interconnection and eliminating additional frequency feedback loops in traditional PLL architecture. Four new topologies are developed and compared for their dynamic response, steady-state accuracy, implementation, and disturbance rejection capability.