相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。A Last-Level Cache Management for Enhancing Endurance of Phase Change Memory
Won Jun Lee et al.
2021 36TH INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS AND COMMUNICATIONS (ITC-CSCC) (2021)
ESD-PCM: Constructing Reliable Super Dense Phase Change Memory Under Write Disturbance
Wenke Jin et al.
2021 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2021) (2021)
Sparse-Insertion Write Cache to Mitigate Write Disturbance Errors in Phase Change Memory
Jaemin Jang et al.
IEEE TRANSACTIONS ON COMPUTERS (2019)
A-CACHE: Alternating Cache Allocation to Conduct Higher Endurance in NVM-Based Caches
Hamed Farbeh et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2019)
Memory hierarchy characterization of SPEC CPU2006 and SPEC CPU2017 on the Intel Xeon Skylake-SP
Agustin Navarro-Torres et al.
PLOS ONE (2019)
HAD-TWL: Hot Address Detection-Based Wear Leveling for Phase-Change Memory Systems with Low Latency
Sunwoong Kim et al.
IEEE COMPUTER ARCHITECTURE LETTERS (2019)
DC-PCM: Mitigating PCM Write Disturbance with Low Performance Overhead by Using Detection Cells
Jungwhan Choi et al.
IEEE TRANSACTIONS ON COMPUTERS (2019)
Integration and Boost of a Read-Modify-Write Module in Phase Change Memory System
Hyokeun Lee et al.
IEEE TRANSACTIONS ON COMPUTERS (2019)
Endurance Enhancement of Write-Optimized STT-RAM Caches
Puneet Saraf et al.
MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (2019)
CACF: A Novel Circuit Architecture Co-optimization Framework for Improving Performance, Reliability and Energy of ReRAM-based Main Memory System
Yang Zhang et al.
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION (2018)
Decongest: Accelerating Super-Dense PCM Under Write Disturbance by Hot Page Remapping
Rujia Wang et al.
IEEE COMPUTER ARCHITECTURE LETTERS (2017)
Floating-ECC: Dynamic Repositioning of Error Correcting Code Bits for Extending the Lifetime of STT-RAM Caches
Hamed Farbeh et al.
IEEE TRANSACTIONS ON COMPUTERS (2016)
NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-) Volatile Memory Systems
Matthew Poremba et al.
IEEE COMPUTER ARCHITECTURE LETTERS (2015)
SD-PCM Constructing Reliable Super Dense Phase Change Memory under Write Disturbance
Rujia Wang et al.
ACM SIGPLAN NOTICES (2015)
Mitigating Write Disturbance in Super Dense Phase Change Memories
Lei Jiang et al.
2014 44TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS (DSN) (2014)
Phase Change Memory
H. -S. Philip Wong et al.
PROCEEDINGS OF THE IEEE (2010)
Reliability Impact of Chalcogenide-Structure Relaxation in Phase-Change Memory (PCM) Cells-Part I: Experimental Study
Daniele Ielmini et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2009)
Modeling of programming and read performance in phase-change memories - Part II: Program disturb and mixed-scaling approach
Ugo Russo et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2008)