期刊
MATERIALS HORIZONS
卷 9, 期 3, 页码 1010-1022出版社
ROYAL SOC CHEMISTRY
DOI: 10.1039/d1mh01568k
关键词
-
资金
- National Research Foundation of Korea (NRF) - Ministry of Education [2019R1A6A1A03033215]
- National Research Foundation of Korea (NRF) - Korean government (MSIT) [2021M3F3A2A03017955, 2021R1A2C3011870]
- National Research Foundation of Korea [2021R1A2C3011870, 2021M3F3A2A03017955] Funding Source: Korea Institute of Science & Technology Information (KISTI), National Science & Technology Information Service (NTIS)
A strategically designed electrodeposition method is proposed for the coating of p-type copper(i) oxide (Cu2O) channels for oxide thin film transistors. The vertically aligned grain boundaries in the electrodeposited Sb doped Cu2O (Sb:Cu2O) offer superior electrical performances for vertical transistors. The Cu2O vertical field effect transistors exhibit extraordinary transistor performances and power efficient logic inverter circuits with unprecedented performances.
A strategically designed electrodeposition method is proposed for the coating of p-type copper(i) oxide (Cu2O) channels for oxide thin film transistors. To date, conventional p-type oxide semiconductors have revealed a poor mobility and stability and this has obstructed the development of all oxide based logic devices. Furthermore, previous studies on p-type oxide transistors have been limited by the use of a typical planar type configuration. Our Cu2O electrodeposition method designed by incorporating Sb element promotes vertical alignment of the grain boundaries (GBs) and it perfectly coincides with the charge transport direction from the source to the drain in the vertical field effect transistors. These vertically aligned GBs are bundle type GBs and are likely to be ideal for vertical transistors with supreme electrical performances owing to the structurally suppressed grain boundary charge scattering. This alignment of the GBs in the electrodeposited Sb doped Cu2O (Sb:Cu2O) also demonstrates a superior vertical taper profile with conventional wet chemical etching owing to the extremely preferential etching rate along the GBs. Surprisingly, the sidewall formation, with a smooth and steep morphology causes the formation of abrupt and non-defective gate insulator/channel interfaces for superior spacer-free vertical transistors. Consequently, the Cu2O vertical field effect transistors exhibit extraordinary transistor performances of V-th = 0.4 V, mu(FE) = 8 cm(2) V-1 s(-1), subthreshold swing = 0.24 V dec(-1), on/off current ratio = 2 x 10(8) and qualified electrical and long-term stability characteristics under various environments. To the best of our knowledge, this is the first reported study on an electrodeposited method to design troublesome p-type oxide Cu2O as novel vertical transistors. Finally, power efficient logic inverter circuits with unprecedented performances, such as good noise margins, remarkable gain values of 15.6 (2 V-DD) and 62.7 (5 V-DD), and high frequency operation up to 10 kHz, are demonstrated using these p-type Cu2O transistors by interconnecting n-type IGZO transistors.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据