相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。Optimization of thermal aware multilevel routing for 3D IC
P. Sivakumar et al.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING (2020)
Q-Function-Based Traffic- and Thermal-Aware Adaptive Routing for 3D Network-on-Chip
Seung Chan Lee et al.
ELECTRONICS (2020)
Thermal-aware Memory System Synthesis for MPSoCs with 3D-stacked Hybrid Memories
Chia-Yin Liu et al.
PROCEEDINGS OF THE 35TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING (SAC'20) (2020)
ON-OFF: a reactive routing algorithm for dynamic thermal management in 3D NoCs
Ebadollah Taheri et al.
IET COMPUTERS AND DIGITAL TECHNIQUES (2019)
On Runtime Communication and Thermal-Aware Application Mapping and Defragmentation in 3D NoC Systems
Bing Li et al.
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS (2019)
First-Last: A Cost-Effective Adaptive Routing Solution for TSV-Based Three-Dimensional Networks-on-Chip
Amir Charif et al.
IEEE TRANSACTIONS ON COMPUTERS (2018)
An efficient and low power one-lambda crosstalk avoidance code design for network on chips
Zahra Shirmohammadi et al.
MICROPROCESSORS AND MICROSYSTEMS (2018)
Front Cover
IEEE Transactions on Components Packaging and Manufacturing Technology (2018)
WiP: Floating XY-YX: An Efficient Thermal Management Routing Algorithm for 3D NoCs
Maede Safari et al.
2018 16TH IEEE INT CONF ON DEPENDABLE, AUTONOM AND SECURE COMP, 16TH IEEE INT CONF ON PERVAS INTELLIGENCE AND COMP, 4TH IEEE INT CONF ON BIG DATA INTELLIGENCE AND COMP, 3RD IEEE CYBER SCI AND TECHNOL CONGRESS (DASC/PICOM/DATACOM/CYBERSCITECH) (2018)
LAXY: A Location-Based Aging-Resilient Xy-Yx Routing Algorithm for Network on Chip
Nezam Rohbani et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2017)
Cycle-Accurate Network on Chip Simulation with Noxim
Vincenzo Catania et al.
ACM TRANSACTIONS ON MODELING AND COMPUTER SIMULATION (2016)
A Resilient Routing Algorithm with Formal Reliability Analysis for Partially Connected 3D-NoCs
Ronak Salamat et al.
IEEE TRANSACTIONS ON COMPUTERS (2016)
TRAFFIC-BALANCED TOPOLOGY-AWARE MULTIPLE ROUTING ADJUSTMENT FOR THROTTLED 3D NOC SYSTEMS
Kun-Chih Chen et al.
2012 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS) (2012)
a 3D-NoC Router Implementation exploiting Vertically-Partially-Connected Topologies
Maryam Bahmani et al.
2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI) (2012)
A 5-GHz mesh interconnect for a teraflops processor
Yatin Hoskote et al.
IEEE MICRO (2007)
分享论文
