相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。Novel Quadruple-Node-Upset-Tolerant Latch Designs With Optimized Overhead for Reliable Computing in Harsh Radiation Environments
Aibin Yan et al.
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING (2022)
Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS
Aibin Yan et al.
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING (2021)
Low-Power Retentive True Single-Phase-Clocked Flip-Flop With Redundant-Precharge-Free Operation
Heng You et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2021)
Radiation Hardened Latch Designs for Double and Triple Node Upsets
Adam Watkins et al.
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING (2020)
Quadruple Cross-Coupled Dual-Interlocked-Storage-Cells-Based Multiple-Node-Upset-Tolerant Latch Designs
Aibin Yan et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2020)
Double Node Upset Tolerant RHBD15T SRAM Cell Design for Space Applications
C. H. Raghuram et al.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2020)
Design of a Triple-Node-Upset Self-Recoverable Latch for Aerospace Applications in Harsh Radiation Environments
Aibin Yan et al.
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS (2020)
Information Assurance Through Redundant Design: A Novel TNU Error-Resilient Latch for Harsh Radiation Environment
Aibin Yan et al.
IEEE TRANSACTIONS ON COMPUTERS (2020)
A Novel Low-Cost TMR-Without-Voter Based HIS-Insensitive and MNU-Tolerant Latch Design for Aerospace Applications
Aibin Yan et al.
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS (2020)
High-performance and single event double-upset-immune latch design
Haineng Zhang et al.
ELECTRONICS LETTERS (2020)
Design of Double-Upset Recoverable and Transient-Pulse Filterable Latches for Low-Power and Low-Orbit Aerospace Applications
Aibin Yan et al.
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS (2020)
A Double-Node-Upset Self-Recoverable Latch Design for High Performance and Low Power Application
Aibin Yan et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2019)
Non-Volatile Spintronic Flip-Flop Design for Energy-Efficient SEU and DNU Resilience
Faris S. Alghareb et al.
IEEE TRANSACTIONS ON MAGNETICS (2019)
High robust and cost effective double node upset tolerant latch design for nanoscale CMOS technology
Hongchen Li et al.
MICROELECTRONICS RELIABILITY (2019)
Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology
Jing Guo et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2017)
Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology
Aibin Yan et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2017)
Single event double-upset fully immune and transient pulse filterable latch design for nanoscale CMOS
Aibin Yan et al.
MICROELECTRONICS JOURNAL (2017)
Triple transistor based fault tolerance for resource constrained applications
Atin Mukherjee et al.
MICROELECTRONICS JOURNAL (2017)
An SEU resilient, SET filterable and cost effective latch in presence of PVT variations
Aibin Yan et al.
MICROELECTRONICS RELIABILITY (2016)
Soft error interception latch: double node charge sharing SEU tolerant design
K. Katsarou et al.
ELECTRONICS LETTERS (2015)
Variations in Nanometer CMOS Flip-Flops: Part I-Impact of Process Variations on Timing
Massimo Alioto et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2015)
A Self-Recoverable, Frequency-Aware and Cost-Effective Robust Latch Design for Nanoscale CMOS Technology
Aibin Yan et al.
IEICE TRANSACTIONS ON ELECTRONICS (2015)
Double Node Upsets Hardened Latch Circuits
Yuanqing Li et al.
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS (2015)
Real-time fault-tolerance with hot-standby topology for conditional sum adder
Atin Mukherjee et al.
MICROELECTRONICS RELIABILITY (2015)
A Self-Recoverable, Frequency-Aware and Cost-Effective Robust Latch Design for Nanoscale CMOS Technology
Aibin Yan et al.
IEICE TRANSACTIONS ON ELECTRONICS (2015)
DONUT: A Double Node Upset Tolerant Latch
Nikolaos Eftaxiopoulos et al.
2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (2015)
Physics of Multiple-Node Charge Collection and Impacts on Single-Event Characterization and Soft Error Rate Prediction
Jeffrey D. Black et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2013)
A Simple Circuit Approach to Reduce Delay Variations in Domino Logic Gates
Gaetano Palumbo et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2012)
Understanding the Effect of Process Variations on the Delay of Static and Domino Logic
Massimo Alioto et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2010)
Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies
M. Fazeli et al.
IET COMPUTERS AND DIGITAL TECHNIQUES (2009)
Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits
A Maheshwari et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2004)
分享论文
