4.5 Article

Analog Building Blocks Optimization for Low-Pass Filter of IEEE 802.11n Wireless LAN: OTA and CCII

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCAD.2020.3044851

关键词

Artificial neural network (ANN); IEEE 802.11n wireless LAN; operational transconductance amplifier (OTA); optimization; second generation current conveyor (CCII)

资金

  1. Istanbul Technical University VLSI Laboratory

向作者/读者索取更多资源

A genetic algorithm-based approach is proposed for the design of a low-pass filter for IEEE 802.11n Wireless LAN, to improve performance and meet constraints. The methodology eliminates infeasible solutions before circuit design by modeling the design constraints.
The design process of analog circuits is a challenging issue due to the nonidealities. Thus, analog IC design must be automated to shorten the design time and must be optimized to improve the important performance criteria, such as power dissipation, estimated chip occupation area, etc. In this work, a genetic algorithm (GA)-based approach is proposed for the low-pass filter design of IEEE 802.11n Wireless LAN. The performance criteria of OTA and CCII are modeled with an artificial neural network and transistor sizes of those blocks are determined with GA to improve the performance and to satisfy the constraints. The advantage of the proposed methodology is to eliminate infeasible solutions before starting circuit design by modeling the design constraints according to the transistor sizes allowed by production technology. The performance of the proposed method is tested with 0.18-mu m technology in CADENCE environment.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.5
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据