期刊
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
卷 68, 期 10, 页码 4102-4115出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCSI.2021.3103926
关键词
Divider; stochastic computing; decimal searching; artificial neural network
资金
- NSF [CCF-1812495, 1953980, CCF-1953961, 1812467]
- Spanish Ministry of Science and Innovation under project ACHILLES [PID2019-104207RB-I00]
- Spanish Ministry of Science and Innovation under project Go2Edge Network [RED2018-102585-T]
- Madrid Community Research Agency [TAPIR-CM P2018/TCS-4496]
- NSFC [62022041, 61871216]
- Direct For Computer & Info Scie & Enginr
- Division of Computing and Communication Foundations [1953980] Funding Source: National Science Foundation
Stochastic computing is a popular choice for implementing Artificial Neural Networks due to its low complexity in arithmetic unit design, but the conventional dividers suffer from high computation latency. This paper introduces a fast stochastic divider design to reduce latency, demonstrating its effectiveness in improving computation accuracy and performance for SC-based MLPs.
Due to the low complexity in arithmetic unit design, stochastic computing (SC) has attracted considerable interest to implement Artificial Neural Networks (ANNs) for resources-limited applications, because ANNs must usually perform a large number of arithmetic operations. To attain a high computation accuracy in an SC-based ANN, extended stochastic logic is utilized together with standard SC units and thus, a stochastic divider is required to perform the conversion between these logic representations. However, the conventional divider incurs in a large computation latency, so limits an SC implementation for ANNs used in applications needing high performance. Therefore, there is a need to design fast stochastic dividers for SC-based ANNs. Recent works (e.g., a binary searching and triple modular redundancy (BS-TMR) based stochastic divider) are targeting a reduction in computation latency, while keeping the same accuracy compared with the traditional design. However, this divider still requires N iterations to deal with 2(N)-bit stochastic sequences, and thus the latency increases in proportion to the sequence length. In this paper, a decimal searching and TMR (DS-TMR) based stochastic divider is initially proposed to further reduce the computation latency; it only requires two iterations to calculate the quotient, so regardless of the sequence length. Moreover, a trade-off design between accuracy and hardware is also presented. An SC-based Multi-Layer Perceptron (MLP) is then considered to show the effectiveness of the proposed dividers over current designs. Results show that when utilizing the proposed dividers, the MLP achieves the lowest computation latency while keeping the same classification accuracy; although incurring in an area increase, the overhead due to the proposed dividers is low over the entire MLP. When using as combined metric for both hardware design and computation complexity the product of the implementation area, latency, power and number of clock cycles, the proposed designs are also shown to be superior to the SC-based MLPs (at the same level of accuracy) employing other dividers found in the technical literature as well as the commonly used 32-bit floating point implementation.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据