相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。A 0.07-mm2 162-mW DAC Achieving >65 dBc SFDR and <-70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallelogram Routing
Hung-Yi Huang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
Demystifying and Mitigating Code-Dependent Switching Distortions in Current-Steering DACs
Longqiang Lai et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
A 600-MS/s DAC With Over 87-dB SFDR and 77-dB Peak SNDR Enabled by Adaptive Cancellation of Static and Dynamic Mismatch Error
Derui Kong et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure
Wei Mao et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2018)
A 16-bit 12-GS/s Single-/Dual-Rate DAC With a Successive Bandpass Delta-Sigma Modulator Achieving <-67-dBc IM3 Within DC to 6-GHz Tunable Passbands
Shiyu Su et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)
The Effects of Inter-Symbol Interference in Dynamic Element Matching DACs
Jason Remple et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2017)
A 12-Bit 2 GS/s Dual-Rate Hybrid DAC With Pulse-Error Pre-Distortion and In-Band Noise Cancellation Achieving >74 dBc SFDR and <-80 dBc IM3 up to 1 GHz in 65 nm CMOS
Shiyu Su et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2016)
An Interleaved Full Nyquist High-Speed DAC Technique
Erik Olieman et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2015)
Dynamic Element Matching With Signal-Independent Element Transition Rates for Multibit ΔΣ Modulators
Arindam Sanyal et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2015)
A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS/s and IMD <-61dB at 2.8 GS/s With DEMDRZ Technique
Wei-Te Lin et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2014)
A Thermometer-Like Mismatch Shaping Technique With Minimum Element Transition Activity for Multibit ΔΣ DACs
Arindam Sanyal et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2014)
A 14 bit 200 MS/s DAC With SFDR >78 dBc, IM3 <-83 dBc and NSD <-163 dBm/Hz Across the Whole Nyquist Band Enabled by Dynamic-Mismatch Mapping
Yongjian Tang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2011)
A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With > 70 dB SFDR up to 500 MHz
Wei-Hsin Tseng et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2011)
Digital Approaches to ISI-Mitigation in High-Resolution Oversampled Multi-Level D/A Converters
Lars Risbo et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2011)
Why Dynamic-Element-Matching DACs Work
Ian Galton
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2010)
A 12 bit 2.9 GS/s DAC With IM3 <-60 dBc Beyond 1 GHz in 65 nm CMOS
Chi-Hung Lin et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2009)
Dynamic element matching to prevent nonlinear distortion from pulse-shape mismatches in high-resolution DACs
Kok Lim Chan et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2008)
The analysis and improvement of a current-steering DAC's dynamic SFDR-III: The output-dependent delay differences
Tao Chen et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2007)
A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm2
K O'Sullivan et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2004)
A digital-to-analog converter based on differential-quad switching
S Park et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2002)
A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter
A Van den Bosch et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2001)
分享论文
