期刊
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
卷 63, 期 7, 页码 638-642出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCSII.2016.2530148
关键词
Delta-sampling; low power; successive approximation register analog-to-digital converter (SAR ADC)
资金
- A*STAR (Agency for Science, Technology and Research) SERC (Science and Engineering Research Council), Singapore [102 171 0163]
This brief presents a novel analog-to-digital converter (ADC) with adaptive delta-sampling for ultra-low power sensing applications. By sampling only the incremental value of the input signal and adaptively adjusting the sampling frequency, the proposed ADC can achieve the same resolution and conversion range with less number of bits than the conventional ADC. Meanwhile, the power consumption is also very much reduced. The proposed 8-bit ADC is fabricated in a 0.18-mu m CMOS technology. It achieves 7.3 effective number of bits at an adaptive sampling frequency of 20 kHz/2 kHz, consuming only 151 nW for a neural signal acquisition application.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据