Hardware Efficient Architectural Design for Physical Layer Security in Wireless Communication

The Wireless communication technology is an integral part of our day to day life. Since it is developed, secured transmission, error rate, energy, speed and cost of execution are the major issues faced by present techniques. A Hardware Efficient Secure Channel Coding Scheme for Physical Layer Security (HESCC-PLS) is designed to be incorporated and use a method named Extended Difference Family (EDF) Semi-Cyclic Low-Density Parity-Check (SC LDPC) code. The system architecture of the cryptochannel coder includes the design of several matrices for parity control, generator, scrambler, key stream generator and key based permutation. The cryptosystem is designed in such a manner that for each message block, the intentional error vector and the encryption are different so that the proposed architecture is safe from all typical attacks. The proposed system achieves a very high-performance ratio with minimum bit error rate.

Automated summary

Wireless communication technology is essential in our daily lives, but faces challenges such as secure transmission and energy efficiency. The proposed Hardware Efficient Secure Channel Coding Scheme aims to address these issues through innovative coding methods.