4.4 Article

Nanosheet field effect transistors-A next generation device to keep Moore's law alive: An intensive study

相关参考文献

注意:仅列出部分参考文献,下载原文获取全部文献信息。
Article Engineering, Electrical & Electronic

Comparing bulk-Si FinFET and gate-all-around FETs for the 5 nm technology node

Vinay Vashishtha et al.

Summary: This study compares bulk CMOS finFET, horizontal gate-all-around (GAA) nanowire, and nanosheet field-effect transistors for the 5 nm technology node. Through TCAD simulations and SPICE simulations, the performance of these transistors is evaluated. The gate-all-around field-effect transistors exhibit better electrostatic performance, but the simulation results suggest that finFET devices would be sufficient at the 5 nm node if GAA devices are difficult to produce in high volume manufacturing.

MICROELECTRONICS JOURNAL (2021)

Article Engineering, Electrical & Electronic

RF & linearity distortion sensitivity analysis of DMG-DG-Ge pocket TFET with hetero dielectric

Kumari Nibha Priyadarshani et al.

Summary: By incorporating dual-metal, double-gate, germanium pocket and hetero gate dielectric tunnel field effect transistor (DMG-DG-Ge pocket TFET), this work achieves suppressed ambipolarity, enhanced I-ON/I-OFF ratio, and provides a detailed guideline for optimized analog/RF performance with reduced linearity distortions. Through exhaustive TCAD analysis, intrinsic device parameters and performance metrics like transconductance, cutoff frequency, and higher order derivatives of drain current are examined to enhance device performance and minimize distortions.

MICROELECTRONICS JOURNAL (2021)

Article Engineering, Electrical & Electronic

Negative drain-induced barrier lowering and negative differential resistance effects in negative-capacitance transistors

Tianyu Yu et al.

Summary: This study investigates the negative DIBL and NDR effects in NCFETs with a fully depleted silicon-on-insulator structure, showing that these effects are closely related to the decrease in internal gate voltage. The newly defined parameter R-PE can quantify the DIBL effect and describe the NDR effect. Our findings suggest that DIBL tends to be consistent with the same R-PE, while the DIBL effect decreases and the NDR effect increases with decreasing R-PE.

MICROELECTRONICS JOURNAL (2021)

Article Engineering, Electrical & Electronic

Improved modeling of flicker noise including velocity saturation effect in FinFETs and experimental validation

Ravi Goel et al.

Summary: A unified noise model including the velocity saturation effect was formulated in this study, showing accurate capturing of experimental data and applicability to various industry-standard models. The model was validated with experimental data from 14 nm FinFET technology.

MICROELECTRONICS JOURNAL (2021)

Article Engineering, Electrical & Electronic

A novel ultra-low-power CNTFET and 45 nm CMOS based ternary SRAM

Abhay S. Vidhyadharan et al.

Summary: This paper introduces a ultra-low-power ternary SRAM design based on CNTFET technology, with significant reduction in power consumption compared to conventional designs. The proposed design has been implemented on both 32 nm CNTFET and 45 nm CMOS devices, showcasing a decrease of 86-99% in Power Delay Product compared to traditional ternary SRAM circuits.

MICROELECTRONICS JOURNAL (2021)

Review Engineering, Electrical & Electronic

A critical review of design and fabrication challenges in InP HEMTs for future terahertz frequency applications

J. Ajayan et al.

Summary: This article critically reviews the materials, processing and reliability of InP HEMTs for future terahertz wave applications, highlighting their high performance and suitability in such applications. It also analyzes the challenges and influencing factors faced by InP HEMTs.

MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING (2021)

Article Engineering, Electrical & Electronic

Simulation study on ferroelectric layer thickness dependence RF/Analog and linearity parameters in ferroelectric tunnel junction TFET

Rajesh Saha

Summary: This study investigates the impact of ferroelectric layer thickness on the input drain current characteristic and linearity performance of ferroelectric tunnel junction TFET. Results show that reducing the thickness of the ferroelectric layer improves RF/analog performance while affecting linearity. Comparative analysis with ferroelectric TFET and conventional TFET is also conducted.

MICROELECTRONICS JOURNAL (2021)

Article Engineering, Electrical & Electronic

An improved GaN P-HEMT small-signal equivalent circuit with its extraction

Jincan Zhang et al.

Summary: A new small-signal model for the GaN P-HEMT process is proposed in this paper, addressing the issue of damage to the Schottky grid. New intrinsic resistance and inductance, as well as an RC network, are introduced to suppress bias dependence and represent time delay in the parasitic parameter model. Excellent agreement between measured and modeled S-parameters is achieved from 0.5 to 20.5 GHz.

MICROELECTRONICS JOURNAL (2021)

Article Engineering, Electrical & Electronic

Nanowire & nanosheet FETs for ultra-applications scaled, high-density logic and memory

A. Veloso et al.

SOLID-STATE ELECTRONICS (2020)

Article Engineering, Electrical & Electronic

Low-Frequency Noise in Vertically Stacked Si n-Channel Nanosheet FETs

Alberto V. de Oliveira et al.

IEEE ELECTRON DEVICE LETTERS (2020)

Article Engineering, Electrical & Electronic

Compact Model for Geometry Dependent Mobility in Nanosheet FETs

Avirup Dasgupta et al.

IEEE ELECTRON DEVICE LETTERS (2020)

Article Engineering, Electrical & Electronic

BSIM Compact Model of Quantum Confinement in Advanced Nanosheet FETs

Avirup Dasgupta et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Design Considerations for Si- and Ge-Stacked Nanosheet pMOSFETs Based on Quantum Transport Simulations

Shuo Zhang et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Sensitivity of Source/Drain Critical Dimension Variations for Sub-5-nm Node Fin and Nanosheet FETs

Jun-Sik Yoon et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Design and Optimization of Triple-k Spacer Structure in Two-Stack Nanosheet FET From OFF-State Leakage Perspective

Donghyun Ryu et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Simulation of the effect of parasitic channel height on characteristics of stacked gate-all-around nanosheet FET

Yunho Choi et al.

SOLID-STATE ELECTRONICS (2020)

Article Engineering, Electrical & Electronic

A source/drain-on-insulator structure to improve the performance of stacked nanosheet field-effect transistors

V Jegadheesan et al.

JOURNAL OF COMPUTATIONAL ELECTRONICS (2020)

Article Engineering, Electrical & Electronic

Reduction of Process Variations for Sub-5-nm Node Fin and Nanosheet FETs Using Novel Process Scheme

Jun-Sik Yoon et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Investigation of Electrical Characteristic Behavior Induced by Channel-Release Process in Stacked Nanosheet Gate-All-Around MOSFETs

Sihyun Kim et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Opportunities in Device Scaling for 3-nm Node and Beyond: FinFET Versus GAA-FET Versus UFET

Uttam Kumar Das et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Modeling of TID-induced leakage current in ultra-deep submicron SOI NMOSFETs

Shanxue Xi et al.

MICROELECTRONICS JOURNAL (2020)

Article Engineering, Electrical & Electronic

On-Current Enhancement in TreeFET by Combining Vertically Stacked Nanosheets and Interbridges

Hung-Yu Ye et al.

IEEE ELECTRON DEVICE LETTERS (2020)

Article Engineering, Electrical & Electronic

Optimized Substrate for Improved Performance of Stacked Nanosheet Field-Effect Transistor

V. Jegadheesan et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Fabrication of Vertically Stacked Nanosheet Junctionless Field-Effect Transistors and Applications for the CMOS and CFET Inverters

Po-Jung Sung et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Hetero-Interfacial Thermal Resistance Effects on Device Performance of Stacked Gate-All-Around Nanosheet FET

Sankatali Venkateswarlu et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Materials Science, Multidisciplinary

Preparation of spintronically active ferromagnetic contacts based on Fe, Co and Ni Graphene nanosheets for Spin-Field Effect Transistor

Neetu Gyanchandani et al.

MATERIALS SCIENCE AND ENGINEERING B-ADVANCED FUNCTIONAL SOLID-STATE MATERIALS (2020)

Article Engineering, Electrical & Electronic

Low-Frequency Noise Assessment of Vertically Stacked Si n-Channel Nanosheet FETs With Different Metal Gates

Alberto Oliveira et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Exploration of Negative Capacitance in Gate-All-Around Si Nanosheet Transistors

Fahimul Islam Sakib et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport

Amol D. Gaidhane et al.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2020)

Article Engineering, Electrical & Electronic

Comparison of LER Induced Mismatch in NWFET and NSFET for 5-nm CMOS

Chandan Kumar Jha et al.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2020)

Article Computer Science, Information Systems

Benchmarking of FinFET, Nanosheet, and Nanowire FET Architectures for Future Technology Nodes

Daniel Nagy et al.

IEEE ACCESS (2020)

Article Engineering, Electrical & Electronic

A Novel General Compact Model Approach for 7-nm Technology Node Circuit Optimization From Device Perspective and Beyond

Qiang Huo et al.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2020)

Article Engineering, Electrical & Electronic

Metal Source-/Drain-Induced Performance Boosting of Sub-7-nm Node Nanosheet FETs

Jun-Sik Yoon et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2019)

Article Engineering, Electrical & Electronic

Impact of geometrical parameters and substrate on analog/RF performance of stacked nanosheet field effect transistor

V Jegadheesan et al.

MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING (2019)

Article Engineering, Electrical & Electronic

Statistical simulation of self-heating induced variability and reliability with application to Nanosheet-FETs based SRAM

Wangyong Chen et al.

MICROELECTRONICS RELIABILITY (2019)

Article Engineering, Electrical & Electronic

Performance analysis of parallel array of nanowires and a nanosheet in SG, DG and GAA FETs

Ghader Darbandy et al.

SOLID-STATE ELECTRONICS (2019)

Article Engineering, Electrical & Electronic

Fabrication and Characterization of Stacked Poly-Si Nanosheet With Gate-All-Around and Multi-Gate Junctionless Field Effect Transistors

Meng-Ju Tsai et al.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2019)

Article Computer Science, Information Systems

Punch-Through-Stopper Free Nanosheet FETs With Crescent Inner-Spacer and Isolated Source/Drain

Jun-Sik Yoon et al.

IEEE ACCESS (2019)

Article Engineering, Electrical & Electronic

Self-Organized Ge Nanospherical Gate/SiO2/Si0.15Ge0.85-Nanosheet n-FETs Featuring High ON-OFF Drain Current Ratio

Po-Hsiang Liao et al.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2019)

Article Engineering, Electrical & Electronic

Stacked Ge-Nanosheet GAAFETs Fabricated by Ge/Si Multilayer Epitaxy

Chun-Lin Chu et al.

IEEE ELECTRON DEVICE LETTERS (2018)

Article Engineering, Electrical & Electronic

Understanding Energy Efficiency Benefits of Carbon Nanotube Field-Effect Transistors for Digital VLSI

Gage Hills et al.

IEEE TRANSACTIONS ON NANOTECHNOLOGY (2018)

Article Engineering, Electrical & Electronic

Multi-V-th Strategies of 7-nm node Nanosheet FETs With Limited Nanosheet Spacing

Jun-Sik Yoon et al.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2018)

Article Engineering, Electrical & Electronic

Systematic DC/AC Performance Benchmarking of Sub-7-nm Node FinFETs and Nanosheet FETs

Jun-Sik Yoon et al.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2018)

Article Engineering, Electrical & Electronic

Single-Event Transient in FinFETs and Nanosheet FETs

Jungsik Kim et al.

IEEE ELECTRON DEVICE LETTERS (2018)

Article Engineering, Electrical & Electronic

Device Exploration of NanoSheet Transistors for Sub-7-nm Technology Node

Doyoung Jang et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)