相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。Soft-Error Resilient Read Decoupled SRAM With Multi-Node Upset Recovery for Space Applications
Soumitra Pal et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)
Highly Stable Low Power Radiation Hardened Memory-by-Design SRAM for Space Applications
Soumitra Pal et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2021)
Reliable write assist low power SRAM cell for wireless sensor network applications
Soumitra Pal et al.
IET CIRCUITS DEVICES & SYSTEMS (2020)
Half-Select-Free Low-Power Dynamic Loop-Cutting Write Assist SRAM Cell for Space Applications
Soumitra Pal et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications
Qiang Zhao et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2020)
A highly stable reliable SRAM cell design for low power applications
Soumitra Pal et al.
MICROELECTRONICS RELIABILITY (2020)
Power optimized SRAM cell with high radiation hardened for aerospace applications
Govind Prasad et al.
MICROELECTRONICS JOURNAL (2020)
Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications
Jianwei Jiang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application
Chunyu Peng et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2019)
Characterization of Half-Select Free Write Assist 9T SRAM Cell
Soumitra Pal et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2019)
Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications
Jing Guo et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2018)
We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance
Le Dinh Trang Dang et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2017)
Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications
Soumitra Pal et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2016)
A Highly Reliable Memory Cell Design Combined With Layout-Level Approach to Tolerant Single-Event Upsets
Chunhua Qi et al.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2016)
The South Atlantic Anomaly: The Key for a Possible Geomagnetic Reversal
F. Javier Pavon-Carrasco et al.
FRONTIERS IN EARTH SCIENCE (2016)
Soft Error Hardened Memory Design for Nanoscale Complementary Metal Oxide Semiconductor Technology
Jing Guo et al.
IEEE TRANSACTIONS ON RELIABILITY (2015)
Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology
Jing Guo et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2014)
A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability
Shah M. Jahinuzzaman et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2009)
A 160 mV robust Schmitt trigger based subthreshold SRAM
Jaydeep P. Kulkarni et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2007)
Charge collection and charge sharing in a 130 nm CMOS technology
Oluwole A. Amusan et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2006)
Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations
CW Slayman
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2005)