4.6 Article

Wakeup-Free and Endurance-Robust Ferroelectric Field-Effect Transistor Memory Using High Pressure Annealing

期刊

IEEE ELECTRON DEVICE LETTERS
卷 42, 期 9, 页码 1295-1298

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2021.3096248

关键词

FeFETs; Logic gates; Threshold voltage; Annealing; Tin; Voltage measurement; Transistors; Ferroelectric FET (FeFET); HZO; endurance characteristics of FeFET; high-pressure annealing

资金

  1. INHA University Research Grant
  2. Brain Korea 21 Plus Project in 2021
  3. Ministry of Trade, Industry and Energy (MOTIE)
  4. Korea Semiconductor Research Consortium (KSRC) [10067739, 20010847]
  5. National Research Foundation (NRF) - Korean Ministry of Science and ICT [2020M3F3A2A01081670, 2020M3F3A2A01081666]
  6. Korea Evaluation Institute of Industrial Technology (KEIT) [10067739, 20010847] Funding Source: Korea Institute of Science & Technology Information (KISTI), National Science & Technology Information Service (NTIS)
  7. National Research Foundation of Korea [2020M3F3A2A01081670] Funding Source: Korea Institute of Science & Technology Information (KISTI), National Science & Technology Information Service (NTIS)

向作者/读者索取更多资源

The HfZrO2 (HZO) ferroelectric field-effect transistor (FeFET) fabricated on a silicon-on-insulator substrate showed improved performance and durability after high-pressure forming gas annealing, leading to superior endurance exceeding 10(10) cycles and robust retention behavior. Appropriate thermal treatment for the interlayer and ferroelectric material significantly enhanced FeFET performance and reliability.
Wakeup-free and endurance-robust HfZrO2 (HZO) ferroelectric field-effect transistor (FeFET) was fabricated on a silicon-on-insulator substrate. After a high-pressure forming gas annealing as the last alloy step, the performance and endurance of the FeFETs were significantly improved by trap states reduction, polarization enhancement, and wake-up elimination. As the result, the FeFETs show superior endurance exceeding 10(10) cycles and robust retention behavior at program/erase biases of +/- 3.5V and pulse width of 100 ns. These results indicate that appropriate thermal treatment for the interlayer and ferroelectric material could substantially improve FeFET performance and reliability.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据