4.6 Article

True Random Number Generator Based on Fibonacci-Galois Ring Oscillators for FPGA

期刊

APPLIED SCIENCES-BASEL
卷 11, 期 8, 页码 -

出版社

MDPI
DOI: 10.3390/app11083330

关键词

random; number; generator; TRNG; FPGA; entropy; NIST; Fibonacci; Galois; FiGaRO

资金

  1. MIUR, in the Crosslab project under the Dipartimento di excellence programme
  2. European Processor Initiative (EPI) project [826646]

向作者/读者索取更多资源

Random numbers play a crucial role in cryptography and security applications. A True Random Number Generator designed and validated for cryptographically secure applications, supporting high-quality random number generation on Field Programmable Gate Arrays.
Random numbers are widely employed in cryptography and security applications. If the generation process is weak, the whole chain of security can be compromised: these weaknesses could be exploited by an attacker to retrieve the information, breaking even the most robust implementation of a cipher. Due to their intrinsic close relationship with analogue parameters of the circuit, True Random Number Generators are usually tailored on specific silicon technology and are not easily scalable on programmable hardware, without affecting their entropy. On the other hand, programmable hardware and programmable System on Chip are gaining large adoption rate, also in security critical application, where high quality random number generation is mandatory. The work presented herein describes the design and the validation of a digital True Random Number Generator for cryptographically secure applications on Field Programmable Gate Array. After a preliminary study of literature and standards specifying requirements for random number generation, the design flow is illustrated, from specifications definition to the synthesis phase. Several solutions have been studied to assess their performances on a Field Programmable Gate Array device, with the aim to select the highest performance architecture. The proposed designs have been tested and validated, employing official test suites released by NIST standardization body, assessing the independence from the place and route and the randomness degree of the generated output. An architecture derived from the Fibonacci-Galois Ring Oscillator has been selected and synthesized on Intel Stratix IV, supporting throughput up to 400 Mbps. The achieved entropy in the best configuration is greater than 0.995.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据