期刊
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
卷 40, 期 4, 页码 655-665出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCAD.2020.3003906
关键词
Integrated circuit modeling; Computational modeling; Logic gates; Probabilistic logic; Logic circuits; Libraries; Linear programming; Field-programmable gate array (FPGA); Hamiltonian; stochastic computing; SystemVerilog model
类别
资金
- Brainware LSI Project of MEXT, Japan, JST PRESTO [JPMJPR18M5]
- Canon Medical Systems Corporation
In this article, a design framework for invertible logic circuits is introduced, employing linear programming to create a Hamiltonian library and achieving faster simulation and verification compared to traditional methods. Several invertible-logic circuits were designed and emulated in SystemC, showing a significant improvement in simulation speed.
Invertible logic using a probabilistic magnetoresistive device model has been recently presented that can compute functions in bidirectional ways and solve several problems quickly, such as factorization and combinational optimization. In this article, we present a design framework for invertible logic circuits. Our approach makes use of linear programming to create a Hamiltonian library with the minimum number of nodes for small invertible-logic functions. In addition, as the device model is approximated based on stochastic computing in synthesizable SystemVerilog, a faster simulation using the compiled SystemC binary is realized than a conventional SPICE-level simulation and is verified using field-programmable gate array (FPGA) as prototyping. Using our design framework, several invertible-logic circuits are designed and emulated (verified) in SystemC, exhibiting five order-of-magnitude faster simulation than conventional work.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据