4.5 Article

Alternatives to Bicubic Interpolation Considering FPGA Hardware Resource Consumption

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TVLSI.2020.3032888

关键词

Bicubic interpolation; field-programmable gate array (FPGA); hardware precision; hardware resource consumption; interpolation quality

资金

  1. French government research program Investissements d'Avenir through the IDEX-ISITE initiative [16-IDEX-0001, CAP 20-25]
  2. IMobS3 Laboratory of Excellence [ANR-10-LABX-16-01]

向作者/读者索取更多资源

This article introduces a set of algorithms based on linear and cubic interpolations to approximate bicubic interpolation and reduce hardware resource consumption. The algorithms are surveyed and compared in terms of interpolation quality, hardware resource consumption, and other factors.
Bicubic interpolation is widely used in real-time image processing systems because of its quality. The real-time implementation of bicubic interpolation requires a lot of hardware resources, especially the number of multipliers because it represents high computational complexity. In this article, a set of algorithms that approximate the bicubic interpolation and reduce the hardware resource consumption are proposed. The proposed algorithms are based on combining linear and cubic interpolations. These algorithms are surveyed and compared in terms of interpolation quality, number of adders, number of multipliers, adaptive logic modules, lookup tables (LUTs), registers, and maximum operating frequency. These algorithms are implemented and tested on an Intel Cyclone V target. This article provides various choices of interpolation algorithms to cater to different application requirements, including accuracy, hardware resource consumption, and throughput performance. The implementation codes are available at github.com/DreamIP/Interpolation.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.5
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据