4.6 Article

Linear Characterization and Modeling of GaN-on-Si HEMT Technologies with 100 nm and 60 nm Gate Lengths

期刊

ELECTRONICS
卷 10, 期 2, 页码 -

出版社

MDPI
DOI: 10.3390/electronics10020134

关键词

gallium nitride on silicon; HEMT; characterization; modeling; scalable SSEC; noise temperatures; Y-factor technique; cold-source technique

资金

  1. European Union [776322]

向作者/读者索取更多资源

This paper reports the extraction of reliable linear models for two advanced GaN-on-Si HEMT technologies, including nondestructive methods for determining extrinsic resistances and optimization-based approaches for extracting parasitic elements. By supporting standard DC and RF measurements and applying noise-temperature methods, scalable equivalent-circuit and noise models are obtained for the two processes, demonstrating the maturity of the processes and the effectiveness of gate length reduction.
Motivated by the growing interest towards low-cost, restriction-free MMIC processes suitable for multi-function, possibly space-qualified applications, this contribution reports the extraction of reliable linear models for two advanced GaN-on-Si HEMT technologies, namely OMMIC's D01GH (100 nm gate length) and D006GH (60 nm gate length). This objective is pursued by means of both classical and more novel approaches. In particular, the latter include a nondestructive method for determining the extrinsic resistances and an optimizaion-based approach to extracting the remaining parasitic elements: these support standard DC and RF measurements in order to obtain a scalable, bias-dependent equivalent-circuit model capturing the small-signal behavior of the two processes. As to the noise model, this is extracted by applying the well known noise-temperature approach to noise figure measurements performed in two different frequency ranges: a lower band, where a standard Y-factor test bench is used, and an upper band, where a custom cold-source test bench is set up and described in great detail. At 5 V drain-source voltage, minimum noise figures as low as 1.5 dB and 1.1 dB at 40 GHz have been extracted for the considered 100 nm and 60 nm HEMTs, respectively: this testifies the maturity of both processes and the effectiveness of the gate length reduction. The characterization and modeling campaign, here presented for the first time, has been repeatedly validated by published designs, a couple of which are reviewed for the Reader's convenience.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据