期刊
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
卷 68, 期 1, 页码 264-274出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCSI.2020.3027693
关键词
Logic; memristor; multilevel; RRAM; ternary
资金
- National Natural Science Foundation of China [61871429]
- Natural Science Foundation of Zhejiang Province [LY18F010012]
This paper presents the first experimental demonstration of a ternary memristor-CMOS logic family, showing significant improvements in data density and switching speed compared to conventional CMOS logic. The study systematically designs, simulates and experimentally verifies primitive logic functions, providing a promising foundation for practical implementations where high data density is critical.
This paper presents the first experimental demonstration of a ternary memristor-CMOS logic family. We systematically design, simulate and experimentally verify the primitive logic functions: the ternary AND, OR and NOT gates. These are then used to build combinational ternary NAND, NOR, XOR and XNOR gates, as well as data handling ternary MAX and MIN gates. Our simulations are performed using a 50-nm process which are verified with in-house fabricated indium-tin-oxide memristors, optimized for fast switching, high transconductance, and low current leakage. We obtain close to an order of magnitude improvement in data density over conventional CMOS logic, and a reduction of switching speed by a factor of 13 over prior state-of-the-art ternary memristor results. We anticipate extensions of this work can realize practical implementation where high data density is of critical importance.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据