相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。Digital Biologically Plausible Implementation of Binarized Neural Networks With Differential Hafnium Oxide Resistive Memory Arrays
Tifenn Hirtzlin et al.
FRONTIERS IN NEUROSCIENCE (2020)
Low Power In-Memory Implementation of Ternary Neural Networks with Resistive RAM-Based Synapse
A. Laborieux et al.
2020 2ND IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2020) (2020)
A Robust Digital RRAM-Based Convolutional Block for Low-Power Image Processing and Learning Applications
Edouard Giacomin et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
Ternary content-addressable memory with MoS2 transistors for massively parallel data search
Rui Yang et al.
NATURE ELECTRONICS (2019)
Skyrmion-Induced Memristive Magnetic Tunnel Junction for Ternary Neural Network
Biao Pan et al.
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2019)
Equivalent-accuracy accelerated neural-network training using analogue memory
Stefano Ambrogio et al.
NATURE (2018)
GXNOR-Net: Training deep neural networks with ternary weights and activations without full-precision memory under a unified discretization framework
Lei Deng et al.
NEURAL NETWORKS (2018)
Role of synaptic variability in resistive memory-based spiking neural networks with unsupervised learning
Denys R. B. Ly et al.
JOURNAL OF PHYSICS D-APPLIED PHYSICS (2018)
Design of MTJ-Based nonvolatile logic gates for quantized neural networks
Masanori Natsui et al.
MICROELECTRONICS JOURNAL (2018)
Scaling for edge inference of deep neural networks
Xiaowei Xu et al.
NATURE ELECTRONICS (2018)
Design of Ternary Neural Network With 3-D Vertical RRAM Array
Zhiwei Li et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)
Training andoperation of an integrated neuromorphic network based on metal-oxide memristors
M. Prezioso et al.
NATURE (2015)
Robust Compact Model for Bipolar Oxide-Based Resistive Switching Memories
Marc Bocquet et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2014)
High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm
Fabien Alibart et al.
NANOTECHNOLOGY (2012)
Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits
Ronald G. Dreslinski et al.
PROCEEDINGS OF THE IEEE (2010)
High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits
Weisheng Zhao et al.
IEEE TRANSACTIONS ON MAGNETICS (2009)
On-chip error correcting techniques for new-generation Flash memories
S Gregori et al.
PROCEEDINGS OF THE IEEE (2003)