4.8 Article

An Output Capacitorless Low-Dropout Regulator With a Low-VDD Inverting Buffer for the Mobile Application

期刊

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
卷 67, 期 10, 页码 8931-8935

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TIE.2019.2951296

关键词

Buffer; capacitorless; low-dropout regulator (LDO); low-V-DD structure; power supply rejection ratio (PSRR)

资金

  1. Sookmyung Women's University Research [11803-2013]

向作者/读者索取更多资源

To provide power to the latest mobile applications that use functions with heavy loads, in this letter, we present a capacitorless low-dropout regulator (LDO) that supplies a large load current up to 600 mA. The proposed buffer and the feedforward paths are used to provide a stable operation and fast response along with a large load current. Owing to these schemes, the proposed LDO has a high unity gain frequency of 2.85 MHz at 100 mA with a total compensation capacitance of 5.1 pF. In addition, the LDO operates under a wide input voltage range of 1.5-5.0 V owing to the low-V-DD structure. Also, a power supply rejection ratio was -52 dB at 100 kHz. The chip was implemented with a small size of 0.082 mm(2) using the I/O devices of a 0.18 mu m CMOS process with a minimum length of 0.5 mu m.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.8
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据