4.6 Article

SrSnO3 Field-Effect Transistors With Recessed Gate Electrodes

期刊

IEEE ELECTRON DEVICE LETTERS
卷 41, 期 9, 页码 1428-1431

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2020.3011058

关键词

Logic gates; Films; MESFETs; Annealing; Performance evaluation; Nickel; MESFET; perovskites; stannate; gate recess

资金

  1. Air Force Office of Scientific Research [FA9550-19-1-0245]
  2. National Science Foundation (NSF) through the University of Minnesota MRSEC [DMR-2011401]
  3. NSF [DMR-1741801]
  4. NSF through the National Nano Coordinated Infrastructure [ECCS-1542202]

向作者/读者索取更多资源

Fabrication of gate-recessed SrSnO3 (SSO) metal-semiconductor field-effect transistors (MESFETs) with Ni Schottky gates is reported on bi-layer epitaxial SSO films with a thin heavily-doped cap layer. Devices with 0.5-mu m gate length showed enhancement-mode behavior with a saturation drain current, IDSAT, of 33mA/mm and peak transconductance, g(m, max), of 65 mS/mm. The g(m, max) value is a roughly 2x improvement over control devices fabricated on single-layer films. Gate-recessed SSO MESFETs with Pt Schottky gates were also explored on the bi-layer films. Devices with 1-mu m gate length displayed I-DSAT = 133mA/mm and g(m, max) = 73 mS/mm, after thermal annealing.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据