4.2 Article

Memristor BJT pair based low complex circuits for portable electronics

期刊

出版社

SPRINGER
DOI: 10.1007/s10470-020-01716-8

关键词

Memristor; BJT; Current regulator; Variable negative resistance; Pulse signal generator; Portable electronics

资金

  1. UGC, Govt. of India through NET SRF scheme [3509/(OBC)(NET-JAN 2017)]

向作者/读者索取更多资源

The combination of memristor and bipolar junction transistor in circuits shows stable electronic characteristics, tunable current regulation, and reduced circuit complexity. The circuit also exhibits strong stability to frequency variations, improved linearity, and variable negative resistance, which can be used for solving linear equations and implementing pulse signal generators. These results were obtained through simulation and fabrication routes, paving the way for futuristic oscillators and logic control circuits with reduced on-chip area for portable electronic systems.
Circuits consisting of both memristor and bipolar junction transistor (BJT) were found to be extremely beneficial as the current driven by the transistor enhanced the memristive performances. In this work, memristor-BJT pair was considered and its electronic characteristics were investigated. The pair demonstrated the features of tunable current regulator with reduced circuit complexity. Importantly, the duo exhibited stable characteristics for a large range of frequency variations. Interestingly, the ameliorated linearity was obtained in the memristance-time characteristics. Most importantly, variable negative resistance (VNR) was achieved by modulating the current through the couple. This property was employed in solving linear equations that possess negative slope. In addition, VNR was utilized to implement a low circuit complexity based pulse signal generator with tunable amplitude and on duration. The abovementioned results were obtained through simulation and fabrication routes. The ideas proposed in this work pave the way for futuristic highly reliable oscillators and logic control circuits with reduced on-chip area for portable electronic systems.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.2
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据