相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。Active Shielding of MWCNT Bundle Interconnects: An Efficient Approach to Cancellation of Crosstalk-Induced Functional Failures in Ternary Logic
Maryam Rezaei Khezeli et al.
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY (2019)
Comparative Analysis of Simultaneous Switching Noise Effects in MWCNT Bundle and Cu Power Interconnects in CNTFET-Based Ternary Circuits
Maryam Rezaei Khezeli et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2019)
Design and performance analysis of low-power SRAM based on electrostatically doped tunnel CNTFETs
Shashi Bala et al.
JOURNAL OF COMPUTATIONAL ELECTRONICS (2019)
Design of a high performance CNTFET-based full adder cell applicable in: Carry ripple, carry select and carry skip adders
Hani Taheri Tani et al.
MICROELECTRONIC ENGINEERING (2019)
Modern microprocessor built from complementary carbon nanotube transistors
Gage Hills et al.
NATURE (2019)
Molecules, semiconductors, light and information: Towards future sensing and computing paradigms
Kacper Pilarczyk et al.
COORDINATION CHEMISTRY REVIEWS (2018)
On the Impacts of Process and Temperature Variations on the Crosstalk Effects in MWCNT Bundle Nanointerconnects in Ternary Logic
Maryam Rezaei Khezeli et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2018)
Memristor-CNTFET based ternary logic gates
Nancy S. Soliman et al.
MICROELECTRONICS JOURNAL (2018)
A low-power high-speed hybrid multi-threshold full adder design in CNFET technology
Mojtaba Maleknejad et al.
JOURNAL OF COMPUTATIONAL ELECTRONICS (2018)
High-Performance Ternary Adder Using CNTFET
Subhendu Kumar Sahoo et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2017)
Model checking of linear-time properties in multi-valued systems
Yongming Li et al.
INFORMATION SCIENCES (2017)
Carbon Nanotube Field Effect Transistor Switching Logic for Designing Efficient Ternary Arithmetic Circuits
Narges Hajizadeh Bastani et al.
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS (2017)
Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits
Seyyed Ashkan Ebrahimi et al.
MICROELECTRONICS JOURNAL (2016)
A novel design of low power and high read stability Ternary SRAM (T-SRAM), memory based on the modified Gate Diffusion Input (m-GDI) method in nanotechnology
Ebrahim Abiri et al.
MICROELECTRONICS JOURNAL (2016)
An Ultra-High Speed and Low Complexity Quantum-Dot Cellular Automata Full Adder
Shaahin Angizi et al.
JOURNAL OF LOW POWER ELECTRONICS (2015)
Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETs
Jinghang Liang et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2014)
Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs
Supriya Karmakar et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2013)
A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits
Mohammad Hossein Moaiyeri et al.
IET COMPUTERS AND DIGITAL TECHNIQUES (2013)
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
Sheng Lin et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2011)
Design of energy-efficient and robust ternary circuits for nanotechnology
M. H. Moaiyeri et al.
IET CIRCUITS DEVICES & SYSTEMS (2011)
A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part I: Model of the intrinsic channel region
Jie Deng et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2007)
A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part II: Full device model and circuit performance benchmarking
Jie Deng et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2007)
Carbon-nanotube-based voltage-mode multiple-valued logic design
A Raychowdhury et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2005)