期刊
JAPANESE JOURNAL OF APPLIED PHYSICS
卷 59, 期 -, 页码 -出版社
IOP PUBLISHING LTD
DOI: 10.7567/1347-4065/ab4f3c
关键词
-
资金
- JSPS KAKENHI [JP18H04159]
- Tateisi Science and Technology Foundation [2187001]
Thinning defects such as chipping and cracking caused by multichip lapping and chemical mechanical polishing processes were evaluated for through-silicon via formation based on via-last/backside via technologies. Two types of temporary adhesives with different Young's moduli were used in this multichip-to-wafer (MC2W) approach for comparison. Impact of the temporary bonding conditions and temporary adhesive properties on the multichip thinning failure was discussed for achieving high-yield MC2W 3D integration. When a temporary adhesive with a low Young's modulus is employed, the space between adjacent chips and the chip sidewall covered with adhesive were found to be critical parameters to the multichip thinning without chipping and cracking. (C) 2019 The Japan Society of Applied Physics
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据