期刊
IEEE JOURNAL OF SOLID-STATE CIRCUITS
卷 54, 期 11, 页码 3118-3134出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JSSC.2019.2935556
关键词
Video recording; Topology; Capacitors; Microelectronics; Switches; Very large scale integration; Optimized production technology; Algebraic; boost converter; charge sharing loss; dc-dc; parasitic loss; power density; rational; series-parallel (SP); switched-capacitor (SC); voltage conversion ratio (VCR)
资金
- Macao Science and Technology Development Fund [FDCT069/2016/A2]
- Research Committee of the University of Macau [MYRG2018-00196-AMSV]
This article presents an algebraic series-parallel (ASP) topology for fully integrated switched-capacitor (SC) dc-dc boost converters with flexible fractional voltage conversion ratios (VCRs). By elaborating the output voltage (V-OUT) expression into a specific algebraic form, the proposed ASP can achieve improvements on both the charge sharing and bottom-plate-parasitic losses while maintaining the high topology and fractional VCR flexibility of conventional two-dimensional series-parallel (2DSP) converters. The proposed method consists of a generic ASP topology framework with systematic parameter determination for a precise converter implementation, and can theoretically surpass the power-conversion efficiency (PCE) of 2DSP converters. Fabricated in 65-nm bulk CMOS, we designed a fully integrated ASP-based SC rational boost converter by cascading with the Dickson topology, with a total of seven rational VCRs to boost an input voltage of 0.25-1 V to a 1-V output. Delivering a maximum loading power of 20.4 mW, the chip prototype achieves a peak efficiency of 80% at a power density of 22.7 mW/mm(2).
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据