期刊
APPLIED PHYSICS LETTERS
卷 114, 期 17, 页码 -出版社
AMER INST PHYSICS
DOI: 10.1063/1.5089743
关键词
-
资金
- Rajiv Gandhi National Fellowship by the University Grants Commission (UGC), Government of India, India
We demonstrate charge trapping memory devices comprising aluminum oxide phosphate (ALPO) blocking/indium gallium zinc oxide charge-trapping/ALPO tunneling layers with a bottom-gated architecture fabricated by sol-gel process technique at temperatures as low as 300 degrees C. The memory device offers a large memory hysteresis of 13.5 V in the I-d-V-g curve when the gate voltage is swept from -20 to +30 V and back. The true program-erase (P/E) window of 7 V is established for the P/E square pulse of +/- 20 V s(-1). Good retention characteristic is confirmed within the experimental limit of 10(4) s. The P/E mechanism is illustrated by the complete band structure of the memory devices. We also demonstrate a control device without a charge trapping layer, which shows excellent thin film transistor characteristics. Published under license by AIP Publishing.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据