Study of low power front-ends for hybrid pixel detectors with sub-ns time tagging

Power consumption is always a concern in the design of readout chips for hybrid pixel detectors. The Timepix3 chip is capable of dealing with up to 80 Mhits/cm(2)/sec and tagging each hit within a time bin of 1.56 ns. At full speed the Timepix3 chip will consume 1.3W. We consider how to reduce power consumption if hit rate and/or time stamp precision is not important. The analog power can be reduced by more than an order of magnitude with little impact on noise by reducing the bias current of the input transistor and increasing the return to zero time of the preamplifier. Digital power consumption might be similar to 6 x lower by reducing the clock frequency to 1MHz from the nominal 40 MHz. Simulations and measurements are presented. In very low power mode Timepix3 could consume only similar to 150 mW on 2 cm(2). The new Timepix4 chip aims at time tagging within a bin of 200 psec. Propagation of a 5 GHz clock around the pixel matrix would be impractical. We present a novel architecture implementing a very low jitter clock to the full pixel matrix. A digital Delay Locked Loop is designed in which the delay chain is distributed along the two columns of each super-pixel with the phase comparator and control located at the base of the double column. The control system locks all super-pixels to the low jitter (< 100 ps) global 40 MHz clock. Simulations show that this can be achieved with a power consumption of only 25 mW/cm(2) while preserving high rate capability.