相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。Enabling GPGPU Low-Level Hardware Explorations with MIAOW: An Open-Source RTL Implementation of a GPGPU
Raghuraman Balasubramanian et al.
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION (2015)
Coherence Domain Restriction on Large Scale Systems
Yaosheng Fu et al.
PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48) (2015)
High Performance Fault-Tolerant Routing Algorithm for NoC-based Many-Core Systems
Masoumeh Ebrahimi et al.
PROCEEDINGS OF THE 2013 21ST EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (2013)
Thousand-core chips
David Yeh et al.
IEEE DESIGN & TEST OF COMPUTERS (2008)
On-chip interconnection architecture of the tile processor
David Wentzlaff et al.
IEEE MICRO (2007)
分享论文
