期刊
IEEE JOURNAL OF SOLID-STATE CIRCUITS
卷 53, 期 12, 页码 3528-3539出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JSSC.2018.2875099
关键词
Figure of merit (FoM); flicker noise upcon-version; inverse-class-F (class-F-1) oscillator; phase noise (PN); second harmonic resonance; voltage-biased oscillator
资金
- Macao Science and Technology Development Fund through SKL Fund
- University of Macau [MYRG2017-00185-AMSV]
- Motorola Foundation [IF046-2017]
This paper details the theory and implementation of an inverse-class-F (class-F-1) CMOS oscillator. It features: 1) a single-ended PMOS-NMOS-complementary architecture to generate the differential outputs and 2) a transformer-based two-port resonator to boost the drain-to-gate voltage gain (A(V)) while creating two intrinsic-high-Q impedance peaks at the fundamental (f(LO)) and double (2 f(LO)) oscillation frequencies. The enlarged second harmonic voltage extends the flat span in which the impulse sensitivity function (ISF) is minimum, and the amplified gate voltage swing reduces the current commutation time, thereby lowering the -g(m) transistor's noise-to-phase noise (PN) conversion. Prototyped in 65-nm CMOS, the class-F-1 oscillator at 4 GHz exhibits a PN of -144.8 dBc/Hz at a 10-MHz offset, while offering a tuning range of 3.5-4.5 GHz. The corresponding figure of merit (FoM) is 196.1 dBc/Hz, and the die area is 0.14 mm(2).
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据