期刊
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
卷 12, 期 2, 页码 162-167出版社
IEEK PUBLICATION CENTER
DOI: 10.5573/JSTS.2012.12.2.162
关键词
Support vector machine; unified; high-performance; pattern recognition; classification
资金
- Hankuk University
This paper describes the design of a high-performance unified SVM classifier circuit. The proposed circuit supports both linear and non-linear SVM classifications. In order to ensure efficient classification, a 48x96 or 64x64 sliding window with 20 window strides is used. We reduced the circuit size by sharing most of the resources required for both types of classification. We described the proposed unified SVM classifier circuit using the Verilog HDL and synthesized the gate-level circuit using 65nm standard cell library. The synthesized circuit consists of 661,261 gates, operates at the maximum operating frequency of 152 MHz and processes up to 33.8 640x480 image frames per second.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据