相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。Three-dimensional integration technology based on wafer bonding with vertical buried interconnections
Mitsumasa Koyanagi et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2006)
Vertical high-mobility wrap-gated InAs nanowire transistor
T Bryllert et al.
IEEE ELECTRON DEVICE LETTERS (2006)
Benchmarking nanotechnology for high-performance and low-power logic transistor applications
R Chau et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2005)
Ways towards the scaleable integration of carbon nanotubes into silicon based technology
GS Duesberg et al.
DIAMOND AND RELATED MATERIALS (2004)
Atomic-scale nanowires: physical and electronic structure
DR Bowler
JOURNAL OF PHYSICS-CONDENSED MATTER (2004)
Multimode transport in Schottky-barrier carbon-nanotube field-effect transistors
J Appenzeller et al.
PHYSICAL REVIEW LETTERS (2004)
High performance fully-depleted tri-gate CMOS transistors
BS Doyle et al.
IEEE ELECTRON DEVICE LETTERS (2003)
Functional nanoscale electronic devices assembled using silicon nanowire building blocks
Y Cui et al.
SCIENCE (2001)
分享论文
