4.4 Article

Planar transformers for column parallel CCD clock drive

出版社

ELSEVIER SCIENCE BV
DOI: 10.1016/j.nima.2009.07.103

关键词

Column parallel CCD; Planar transformer; Substrate bounce

资金

  1. Science and Technology Facilities Council [ST/G008280/1] Funding Source: researchfish
  2. STFC [ST/G008280/1] Funding Source: UKRI

向作者/读者索取更多资源

The LCFI Collaboration is developing the sensors, readout electronics and mechanical support structures for the Vertex Detector (VXD) of the International Linear Collider (ILC). High-speed readout is needed to ensure that the occupancy due to the pair production background at the ILC is kept below 1% level. In order to satisfy this requirement, Column Parallel CCDs (CPCCDs) and Column Parallel Readout chips (CPRs) have been developed. The CPCCD has to operate at a clock frequency of 50 MHz, which represents a difficult technical challenge due to the relatively large sensor capacitance. The design and performance of planar transformers, which can be used to provide the required 20 A clock current, are described. (C) 2009 Elsevier B.V. All rights reserved.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.4
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据