4.3 Article Proceedings Paper

Logic circuits from zero forcing

期刊

NATURAL COMPUTING
卷 14, 期 3, 页码 485-490

出版社

SPRINGER
DOI: 10.1007/s11047-014-9438-5

关键词

Zero forcing; Logic circuits; Adiabatic quantum computation

资金

  1. EPSRC [EP/F043678/1]
  2. FIRB-IDEAS project [RBID08B3FM]
  3. Royal Society
  4. EPSRC [EP/F043678/1] Funding Source: UKRI

向作者/读者索取更多资源

We design logic circuits based on the notion of zero forcing on graphs; each gate of the circuits is a gadget in which zero forcing is performed. We show that such circuits can evaluate every monotone Boolean function. By using two vertices to encode each logical bit, we obtain universal computation. We also highlight a phenomenon of back forcing as a property of each function. Such a phenomenon occurs in a circuit when the input of gates which have been already used at a given time step is further modified by a computation actually performed at a later stage. Finally, we show that zero forcing can be also used to implement reversible computation. The model introduced here provides a potentially new tool in the analysis of Boolean functions, with particular attention to monotonicity. Moreover, in the light of applications of zero forcing in quantum mechanics, the link with Boolean functions may suggest a new directions in quantum control theory and in the study of engineered quantum spin systems. It is an open technical problem to verify whether there is a link between zero forcing and computation with contact circuits.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.3
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据