相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。NORA based TDC in 90 nm CMOS
N. Petra et al.
MICROELECTRONICS JOURNAL (2013)
Dual-edge triggered sense amplifier flip-flop for resonant clock distribution networks
S. E. Esmaeili et al.
IET COMPUTERS AND DIGITAL TECHNIQUES (2010)
Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating
Hamid Mahmoodi et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2009)
A 630 MHz, 76 mW direct digital frequency synthesizer using enhanced ROM compression technique
Antonio Giuseppe Maria Strollo et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2007)
A novel high-speed sense-amplifier-based flip-flop
AGM Strollo et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2005)
A test circuit for measurement of clocked storage element characteristics
N Nedovic et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2004)
The implementation of the Itanium 2 microprocessor
SD Naffziger et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2002)
Improved sense-amplifier-based flip-flop: Design and measurements
B Nikolic et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2000)
CMOS sense amplifier-based flip-flop with two N-C2MOS output latches
JC Kim et al.
ELECTRONICS LETTERS (2000)
分享论文
