期刊
MICROELECTRONICS RELIABILITY
卷 55, 期 3-4, 页码 704-712出版社
PERGAMON-ELSEVIER SCIENCE LTD
DOI: 10.1016/j.microrel.2014.12.011
关键词
Conditional sum adder; Defect avoidance; Dynamic recovery; Fault tolerant; Hot-standby; Graceful degradation
This paper presents the design philosophy of a fault tolerant conditional sum adder that uses hot-standby technique, which is an online swapping process of faulty components of a circuit by fault-free spares without interrupting the normal operation of the system. We have used dynamic recovery scheme in fault detection and correction and made the method efficient in terms of area and test complexity compared to the existing approaches. The adder here is sliced into smaller sub-modules for ease of testing and one hot spare is used for reconfiguration purpose. Number of test vectors in the proposed technology is independent of the word-length and due to cascadable nature of the design, we can increase the word-length While tolerating multiple faults. (C) 2014 Elsevier Ltd. All rights reserved.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据