期刊
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
卷 60, 期 5, 页码 1884-1896出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TIE.2012.2218553
关键词
Diode-clamped multilevel converter (DCMC); space vector pulsewidth modulation (PWM) (SVPWM); static synchronous compensator (STATCOM); voltage equalization
资金
- National Natural Science Foundation of China [51007075]
- National Science and Technology Pillar Program during the Eleventh Five-Year Plan Period of China [2007BAA12B05]
In this paper, a space vector pulsewidth modulation (PWM) (SVPWM) algorithm is proposed, which is in alpha'beta' frame with dc-link capacitor voltage equalization for diode-clamped multilevel converters (DCMCs). The alpha'beta' frame is a coordinate system similar to the alpha beta frame. In this frame, some original complex calculations are substituted by integer additions, integer subtractions, truncations, etc. It brings the time and area efficiency to fixed-point digital realization, particularly for the application in a field-programmable gate array. Meanwhile, a minimum energy property of multiple dc-link capacitors is applied as the basic principle for voltage equalization based on a capacitor current prediction algorithm. By evaluating the redundant vectors in each pulse dwelling period, the balancing algorithm chooses an optimal vector, generates the optimal PWM signals, and sustains the voltage stability. After that, an arbitrary multilevel SVPWM intellectual property core is designed and analyzed in the alpha'beta' frame. At the end of this paper, a five-level DCMC-based static synchronous compensator is built and tested. The experimental results verify the balancing algorithm and the system steady-state and dynamic performances.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据