4.8 Article

Ultralow-Latency Hardware-in-the-Loop Platform for Rapid Validation of Power Electronics Designs

期刊

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS
卷 58, 期 10, 页码 4708-4716

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TIE.2011.2112318

关键词

Automatic design verification; electronic design automation for power electronics (PE); field-programmable gate array (FPGA)-based ultralow-latency (ULL) processor; hardware in the loop (HIL); real-time digital simulator for PE and motor drives

向作者/读者索取更多资源

This paper introduces a unified approach to the validation of power-electronics (PE) control hardware, firmware, and software designs. It is based on a scalable application-specific ultralow-latency (ULL) digital processor core. The proposed ULL processor core simulates PE converters and systems comprising multiple power converters with a fixed 1-mu s simulation time step and latency, regardless of the size of the system. Owing to its ULL, the proposed platform enables the fully automatic testing and validation of the complete PE design comprising component safe-operating-area validation, system protection, firmware, and software implementation as well as overall system performance optimization.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.8
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据