相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。Present and Future Non-Volatile Memories for Space
Simone Gerardin et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2010)
A 65 nm 1 Gb 2b/cell NOR flash with 2.25 MB/s program throughput and 400 MB/s DDR interface
Corrado Villa et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2008)
A zeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash memories
Ki-Tae Park et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2008)
Future directions and challenges for ETox flash memory scaling
G Atwood
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2004)
Virtual-ground sensing techniques for a 49-ns/200-MHz access time 1.8-V 256-Mb 2-bit-per-cell flash memory
BQ Le et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2004)
Effects of floating-gate interference on NAND flash memory cell operation
JD Lee et al.
IEEE ELECTRON DEVICE LETTERS (2002)
Basic feasibility constraints for multilevel CHE-programmed flash memories
A Modelli et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2001)
40-mm2 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR flash memory
G Campardo et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2000)