期刊
IEEE TRANSACTIONS ON ELECTRON DEVICES
卷 58, 期 11, 页码 3890-3897出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TED.2011.2165725
关键词
Admittance spectroscopy; capacitance-voltage (C-V) simulation; InGaAs; InP; metal-oxide-semiconductor (MOS)
By taking into account simultaneously the effects of border traps and interface states, the authors model the alternating current capacitance-voltage (C-V) behavior of high-mobility substrate metal-oxide-semiconductor (MOS) capacitors. The results are validated with the experimental In0.53Ga0.47As/high-kappa and InP/high-kappa (C-V) curves. The simulated C-V and conductance-voltage (G-V) curves reproduce comprehensively the experimentally measured capacitance and conductance data as a function of bias voltage and measurement frequency, over the full bias range going from accumulation to inversion and full frequency spectra from 100 Hz to 1 MHz. The interface state densities of In0.53Ga0.47As and InP MOS devices with various high-kappa dielectrics, together with the corresponding border trap density inside the high-kappa oxide, were derived accordingly. The derived interface state densities are consistent to those previously obtained with other measurement methods. The border traps, distributed over the thickness of the high-kappa oxide, show a large peak density above the two semiconductor conduction band minima. The total density of border traps extracted is on the order of 10(19) cm(-3). Interface and border trap distributions for InP and In0.53Ga0.47As interfaces with high-. oxides show remarkable similarities on an energy scale relative to the vacuum reference.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据