期刊
IEEE TRANSACTIONS ON COMPUTERS
卷 59, 期 8, 页码 1134-1137出版社
IEEE COMPUTER SOC
DOI: 10.1109/TC.2010.103
关键词
High-speed multiplier; Wallace multiplier; Dadda multiplier
Wallace high-speed multipliers use full adders and half adders in their reduction phase. Half adders do not reduce the number of partial product bits. Therefore, minimizing the number of half adders used in a multiplier reduction will reduce the complexity. A modification to the Wallace reduction is presented that ensures that the delay is the same as for the conventional Wallace reduction. The modified reduction method greatly reduces the number of half adders; producing implementations with 80 percent fewer half adders than standard Wallace multipliers, with a very slight increase in the number of full adders.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据