4.5 Article

Polynomial-Time T-Depth Optimization of Clifford plus T Circuits Via Matroid Partitioning

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCAD.2014.2341953

关键词

Circuit optimization; circuit synthesis; Clifford plus T; matroid partitioning; quantum circuits; sum over paths

资金

  1. Intelligence Advanced Research Projects Activity through the Department of Interior National Business Center [D11PC20166]
  2. National Science Foundation
  3. Canada's NSERC
  4. MPrime
  5. CIFAR
  6. CFI
  7. Government of Canada
  8. Province of Ontario

向作者/读者索取更多资源

Most work in quantum circuit optimization has been performed in isolation from the results of quantum fault-tolerance. Here we present a polynomial-time algorithm for optimizing quantum circuits that takes the actual implementation of fault-tolerant logical gates into consideration. Our algorithm resynthesizes quantum circuits composed of Clifford group and T gates, the latter being typically the most costly gate in fault-tolerant models, e. g., those based on the Steane or surface codes, with the purpose of minimizing both T-count and T-depth. A major feature of the algorithm is the ability to resynthesize circuits with ancillae at effectively no additional cost, allowing space-time trade-offs to be easily explored. The tested benchmarks show up to 65.7% reduction in T-count and up to 87.6% reduction in T-depth without ancillae, or 99.7% reduction in T-depth using ancillae.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.5
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据