相关参考文献
注意：仅列出部分参考文献，下载原文获取全部文献信息。Test data compression based on variable-to-variable Huffman encoding with codeword reusability
Xrysovalantis Kavousianos et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2008)
Multilevel-Huffman test-data compression for IP cores with multiple scan chains
Xrysovalantis Kavousianos et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2008)
Optimal selective Huffman coding for test-data compression
Xrysovalantis Kavousianos et al.
IEEE TRANSACTIONS ON COMPUTERS (2007)
Multilevel Huffman coding: An efficient test-data compression method for IP cores
Xrysovalantis Kavousianos et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2007)
Nine-coded compression technique for testing embedded cores in SoCs
M Tehranipoor et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2005)
RL-Huffman encoding for test compression and power reduction in scan applications
M Nourani et al.
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS (2005)
Synchronization overhead in SOC compressed test
PT Gonciari et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2005)
Test set embedding for deterministic BIST using a reconfigurable interconnection network
L Li et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2004)
Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes
A Chandra et al.
IEEE TRANSACTIONS ON COMPUTERS (2003)
An efficient test vector compression scheme using selective huffman coding
A Jas et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2003)
Variable-length input Huffman coding for system-on-a-chip test
PT Gonciari et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2003)
A unified approach to reduce SOC test data volume, scan power and testing time
A Chandra et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2003)
Test data compression and decompression based on internal scan chains and Golomb coding
A Chandra et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2002)
Simultaneous reduction in volume of test data and power dissipation for systems-on-a-chip
P Rosinger et al.
ELECTRONICS LETTERS (2001)
System-on-a-chip test-data compression and decompression architectures based on Golomb codes
A Chandra et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2001)
Deterministic built-in test pattern generation for high-performance circuits using twisted-ring counters
K Chakrabarty et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2000)
Test set compaction algorithms for combinational circuits
I Hamzaoglu et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2000)
分享论文
