期刊
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
卷 57, 期 7, 页码 1573-1582出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCSI.2009.2036057
关键词
Automatic frequency calibration; frequency synthesizer; phase-locked loop; VCO frequency calibration
资金
- Korea National Research Foundation [2009-0083989]
- University IT Research Center [IITA-2009-C1090-0902-0038]
- National Research Foundation of Korea [2008-0061281] Funding Source: Korea Institute of Science & Technology Information (KISTI), National Science & Technology Information Service (NTIS)
A VCO frequency calibration technique suitable for a wideband fractional-N PLL is presented. It provides a fast and high-precision search for an optimal discrete tuning curve of an VCO during the coarse tuning process in a fractional-N PLL. A high-speed frequency error detector (FED) converts the VCO frequency to a digital value and computes the exact frequency difference from a target frequency. A minimum error code finder finds an optimal code that is closest to the target frequency. Due to the pure digital domain operation, a Delta Sigma modulator in PLL can be deactivated during the calibration process, which makes this technique fast and accurate especially for a Delta Sigma fractional-N PLL. We achieve a single-bit calibration time of only kT(REF) for obtaining a frequency resolution of f(REF)/k, and compared to the conventional techniques, which is the best performance in terms of the calibration time versus resolution. Such fast VCO frequency calibration can greatly reduce the total lock time in a PLL. A 2.3-3.9 GHz fractional-N PLL employing the proposed calibration technique is implemented in 0.13 mu m CMOS. Successful operation is verified through experimental results. The measured calibration time for a 6-bit capbank is 1.09 and 2.03 mu s for a frequency resolution of 19.2 and 4.8 MHz, respectively.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据